Apparatus and method for swapping the byte order of a data item

Details Apparatus and method for swapping the byte order of a data item Apparatus and method for swapping the byte order of a data item

1991-08-12

1999-09-07

Treat, William M.

Electrical computers and digital processing systems: processing

Processing control

Processing control for data transfer

711201, 708209, G06F 9315

Patent

active

059480998

ABSTRACT:
A microprocessor instruction for performing an in-place byte swap on 32-bit data type to convert data stored in a big-endian memory format to a little-endian memory format, or visa-versa, is described. The invention comprises a modified barrel shifter which includes a plurality of multiplexers for selectively coupling data from one or more input buses to an output bus. The coupling of the individual bit lines of the data buses is arranged such that the lower order bits of the 32-bit quantity are exchanged with the higher order bits and visa-versa. Control lines connected to each of the multiplexers provide a means for controlling the byte swapping operation.

REFERENCES:
patent: 4373180 (1983-02-01), Linde
patent: 4437166 (1984-03-01), O'Brien
patent: 4509144 (1985-04-01), Palmer et al.
patent: 4556978 (1985-12-01), Kregness et al.
patent: 4653019 (1987-03-01), Hodge et al.
patent: 4771396 (1988-09-01), South et al.
patent: 4814976 (1989-03-01), Hansen et al.
patent: 4918624 (1990-04-01), Moore et al.
patent: 4931925 (1990-06-01), Utsumi et al.
patent: 4939684 (1990-07-01), Gehrig et al.
patent: 4959779 (1990-09-01), Weber et al.
patent: 4984189 (1991-01-01), Neki
patent: 5029069 (1991-07-01), Sakamura
patent: 5107415 (1992-04-01), Sato et al.
patent: 5132898 (1992-07-01), Sakamura et al.
Weste et al., Principles of CMOS VLSI Design, Addison-Wesley Publishing Co., pp. 366-368, Oct. 1985.
"Architecture of the TRON VLSI CPU", Ken Sakamura, University of Tokyo, Apr. 1987.
"TRON Project, 1987", Proceedings of the Third TRON Project Symposium, Nov. 13, 1987.
Hubert Kirrmann, "Data Format and Bus Compatibility in Multi-processors," IEEE Micro, Aug. 1983, pp. 32-47.
Ken Sakamura (Ed.), TRON Project 1987: Open-Architecture Computer Systems, Proceedings of the Third TRON Project Symposium, Springer-Verlag, New York, 1987.
Hwang et al., Computer Architecture and Parallel Processing, 1984, pp. 328-354.

Affiliated with

Also associated with

Rating

Apparatus and method for swapping the byte order of a data item does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for swapping the byte order of a data item , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for swapping the byte order of a data item will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1800227