Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1997-03-17
1999-11-02
Sheikh, Ayaz R.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710113, 709200, 712 23, G06F 1300
Patent
active
059788755
ABSTRACT:
A continuous data server includes a storage unit connected to a buffer memory which is in turn connected to a plurality of communication control units which transfer data of the buffer memory to a network. The right to use a bus interconnecting the buffer memory and communication control units is deterministically assigned by a micro-scheduler in accordance with a program stored in a micro-schedule table. The micro-scheduler allocates the right to use the bus in accordance with a predetermined schedule, rather than by arbitration.
REFERENCES:
patent: 4517670 (1985-05-01), Ulug
patent: 4688168 (1987-08-01), Gudaitis et al.
patent: 5193193 (1993-03-01), Iyer
patent: 5297292 (1994-03-01), Morimoto et al.
patent: 5307471 (1994-04-01), Ishikawa
patent: 5463624 (1995-10-01), Hogg et al.
patent: 5528767 (1996-06-01), Chen
patent: 5623622 (1997-04-01), Yuki et al.
patent: 5655133 (1997-08-01), Dupree et al.
patent: 5717854 (1998-02-01), Egawa et al.
Asano Shigehiro
Suzuki Masaki
Kabushiki Kaisha Toshiba
Sheikh Ayaz R.
Thlang Eric S.
LandOfFree
Apparatus and method for scheduling use of bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for scheduling use of bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for scheduling use of bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2150609