Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2006-04-18
2009-08-18
Sough, Hyung S (Department: 2189)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S114000
Reexamination Certificate
active
07577815
ABSTRACT:
A storage controller calculates an access frequency of each logical disk; that is selects a first logical disk device of which the access frequency exceeds a first predetermined value, the first logical disk device being allocated to a first physical disk device; selects a second logical disk device which has the access frequency equal to or less than a second predetermined value, the second logical disk device being allocated to a second physical disk device; and reallocates the first and second logical device; and reallocates the first and second logical devices to the second and the first physical disk device, respectively.
REFERENCES:
patent: 5131087 (1992-07-01), Warr
patent: 5257352 (1993-10-01), Yamamoto et al.
patent: 5333315 (1994-07-01), Saether et al.
patent: 5392244 (1995-02-01), Jacobson et al.
patent: 5404500 (1995-04-01), Legvold et al.
patent: 5437022 (1995-07-01), Beardsley et al.
patent: 5511177 (1996-04-01), Kagimasa et al.
patent: 5537588 (1996-07-01), Engelmann et al.
patent: 5546557 (1996-08-01), Allen et al.
patent: 5579474 (1996-11-01), Kakuta et al.
patent: 5584018 (1996-12-01), Kamiyama
patent: 5600783 (1997-02-01), Kakuta et al.
patent: 5613088 (1997-03-01), Achiwa et al.
patent: 5617425 (1997-04-01), Anderson
patent: 5619690 (1997-04-01), Matsumani et al.
patent: 5729761 (1998-03-01), Murata et al.
patent: 5734812 (1998-03-01), Yamamoto et al.
patent: 5737743 (1998-04-01), Ooe et al.
patent: 5774642 (1998-06-01), Flon et al.
patent: 5790773 (1998-08-01), DeKoning et al.
patent: 5809224 (1998-09-01), Schultz et al.
patent: 5905995 (1999-05-01), Tabuchi et al.
patent: 5956750 (1999-09-01), Yamamoto
patent: 6446161 (2002-09-01), Yamamoto
patent: 6708252 (2004-03-01), Yamamoto
patent: 6915382 (2005-07-01), Yamamoto
patent: 07073090 (1995-03-01), None
patent: 07084732 (1995-03-01), None
patent: 639811 (1999-02-01), None
patent: 683453 (2001-12-01), None
patent: 55157053 (1980-12-01), None
patent: 59135563 (1984-08-01), None
patent: 60114947 (1985-06-01), None
patent: 6267629 (1987-03-01), None
patent: 237418 (1990-02-01), None
patent: 337746 (1991-02-01), None
patent: 3102418 (1991-04-01), None
patent: 337746 (1991-09-01), None
patent: 4302020 (1992-10-01), None
patent: 546324 (1993-02-01), None
patent: 5189314 (1993-07-01), None
patent: 744326 (1995-02-01), None
patent: 784732 (1995-03-01), None
patent: 7141121 (1995-06-01), None
patent: 7146757 (1995-06-01), None
patent: 7230362 (1995-08-01), None
patent: 7306844 (1995-11-01), None
patent: 863298 (1996-03-01), None
D.A. Patterson, et al, A Case for Redundant Arrays of Inexpensive Disks (RAID), ACM SIGMOD Conference, Chicago, IL, (Jun. 1988), pp. 109-116.
Performance Evaluation of Hot Mirrored Disk Arrays on Disk Failure, Technical Report of IEI CPSY95-82, DE95-68 (Dec. 1995), vol. 95-No. 407, by K. Mogi, et al pp. 19-24.
Satoh Takao
Yamamoto Akira
Yamamoto Yasutomo
Hitachi , Ltd.
Mattingly & Malur, P.C.
Ruiz Aracelis
Sough Hyung S
LandOfFree
Apparatus and method for reallocating logical to physical... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for reallocating logical to physical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for reallocating logical to physical... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4129490