Apparatus and method for reading data from synchronous memory

Details Apparatus and method for reading data from synchronous memory Apparatus and method for reading data from synchronous memory

1997-06-04

1999-08-31

Cabeca, John W.

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

395551, 395552, 395558, G06F 1200

Patent

active

059467126

ABSTRACT:
A novel apparatus and method is disclosed to assure validity of data accessed from synchronous memory during a "read" operation, wherein the synchronous memory is operating synchronously at a high frequency system clock. The invention comprises a programmable delay module which generates a skewed clock signal which is used to clock in data read from the synchronous memory. The programmable delay module generates the skewed clock signal by adding programmable time delays to the system clock signal. The inserted delay increases the data valid window time available for the "read" operation and allows sufficient setup and hold time for valid data to be read by a memory controller.

REFERENCES:
patent: 4739277 (1988-04-01), Hollister et al.
patent: 5255383 (1993-10-01), Lewis et al.
patent: 5577236 (1996-11-01), Johnson et al.
patent: 5608896 (1997-03-01), Vogley
patent: 5812472 (1998-09-01), Lawrence et al.
patent: 5815016 (1998-09-01), Erickson

Affiliated with

Also associated with

Rating

Apparatus and method for reading data from synchronous memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for reading data from synchronous memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for reading data from synchronous memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2428945