Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent
1995-11-27
1997-07-08
Hudspeth, David R.
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
326 21, 326 86, H03K 19003
Patent
active
056465564
ABSTRACT:
An apparatus is provided for precharging a conductor within a bus containing a plurality of conductors. The apparatus comprises a precharge driver which precharges alternating pairs of conductors to opposite rail voltages. By precharging pairs of conductors to alternating rails, the present apparatus can minimize the speed degradation problems associated with a transitioning target conductor within the bus. Precharging alternating pairs of conductors also minimizes crosstalk noise from transitioning neighbor conductors to a non-transitioning target conductor. The improved dynamic bus thereby demonstrates improvements in speed degradation and crosstalk noise as seen by a transitioning target conductor or non-transitioning target conductor, respectively.
REFERENCES:
patent: 4467439 (1984-08-01), Rhodes
patent: 4758990 (1988-07-01), Uchida
patent: 4888737 (1989-12-01), Sato
patent: 4990801 (1991-02-01), Caesar et al.
patent: 5295104 (1994-03-01), McClure
patent: 5301349 (1994-04-01), Nakata et al.
Geisler Joseph P.
Longwell Michael L.
Advanced Micro Devices , Inc.
Daffer Kevin L.
Hudspeth David R.
LandOfFree
Apparatus and method for precharging bus conductors to minimize does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for precharging bus conductors to minimize , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for precharging bus conductors to minimize will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2410799