Electrical computers and digital processing systems: processing – Processing control – Arithmetic operation instruction processing
Reexamination Certificate
2006-08-29
2006-08-29
Fleming, Fritz (Department: 2181)
Electrical computers and digital processing systems: processing
Processing control
Arithmetic operation instruction processing
C712S022000, C712S026000, C712S244000
Reexamination Certificate
active
07100025
ABSTRACT:
An apparatus and method for performing single-instruction multiple-data instructions using a single multiply-accumulate unit while minimizing operational latency. The multiply-accumulate unit generates a first half and a second half of a data result. A register stores the first half of the data result. A miscellaneous-logic unit determines when to release the first half of the data result from the register to synchronize the first half and the second half of the data result.
REFERENCES:
patent: 3761922 (1973-09-01), Evans
patent: 3979701 (1976-09-01), Tomozawa
patent: 5596733 (1997-01-01), Worley et al.
patent: 6038652 (2000-03-01), Phillips et al.
patent: 6230257 (2001-05-01), Roussel et al.
Fleming Fritz
Hewlett--Packard Development Company, L.P.
Meonske Tonia L.
LandOfFree
Apparatus and method for performing single-instruction... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for performing single-instruction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for performing single-instruction... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3617914