Apparatus and method for maintaining bit line charge state durin

Details Apparatus and method for maintaining bit line charge state durin Apparatus and method for maintaining bit line charge state durin

2000-04-06

2000-12-12

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Flip-flop used for sensing

365204, 36518901, G11C 1300

Patent

active

061607487

ABSTRACT:
A keeper circuit (14) is included in a memory arrangement comprising a column of memory cells (20) connected by a bit line pair (16,18). The keeper circuit (14) comprises two keeper transistors. One keeper transistor (86) is connected to control current from a supply voltage source to one bit line (16) and the other keeper transistor (88) is connected to control current from the supply voltage source to the other bit line (18) of the bit line pair. Current through each keeper transistor (86, 88) is controlled by the charge state of the opposite bit line. A low charge state on one bit line causes the keeper transistor associated with the opposite bit line to conduct and maintain the charge level of the opposite bit line.

REFERENCES:
patent: 5777942 (1998-07-01), Dosaka et al.
patent: 5949729 (1999-09-01), Suyama

Affiliated with

Also associated with

Rating

Apparatus and method for maintaining bit line charge state durin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for maintaining bit line charge state durin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for maintaining bit line charge state durin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-223688