Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2005-02-18
2008-09-23
Peikari, B. James (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C709S213000, C709S253000, C712S225000, C718S100000
Reexamination Certificate
active
07428618
ABSTRACT:
A method and apparatus for processing a bi-directional dataflow are disclosed which permits the transparent movement of data from one processor to another via a shared memory fabric which is connected with both processors. This permits the incoming data of a first processor to be utilized by a second processor thereby freeing that processor from having to handle incoming data. Further, the second processor can handle outgoing data exclusively, freeing the first processor from having to handle outgoing data. In this way, each direction of a bi-directional dataflow may be handled by the maximum capability of a bi-directional capable processing device. The shared memory may comprise a plurality of banks of synchronous dynamic random access memory (SDRAM) devices, and may be used to store packet data in a network.
REFERENCES:
patent: 4692918 (1987-09-01), Elliott et al.
patent: 5195181 (1993-03-01), Bryant et al.
patent: 5566170 (1996-10-01), Bakke et al.
patent: 5784582 (1998-07-01), Hughes
patent: 5805820 (1998-09-01), Bellovin et al.
patent: 5867704 (1999-02-01), Tanaka et al.
patent: 5938737 (1999-08-01), Smallcomb et al.
patent: 5953503 (1999-09-01), Mitzenmacher et al.
patent: 5991713 (1999-11-01), Unger et al.
patent: 6014660 (2000-01-01), Lim et al.
patent: 6016512 (2000-01-01), Huitema
patent: 6046980 (2000-04-01), Packer
patent: 6052718 (2000-04-01), Gifford
patent: 6070191 (2000-05-01), Narendran et al.
patent: 6073168 (2000-06-01), Mighdoll et al.
patent: 6084878 (2000-07-01), Crayford et al.
patent: 6108703 (2000-08-01), Leighton et al.
patent: 6247059 (2001-06-01), Johnson et al.
patent: 6424658 (2002-07-01), Mathur
patent: 7032031 (2006-04-01), Jungck et al.
patent: 7114008 (2006-09-01), Jungck et al.
patent: 7210022 (2007-04-01), Jungck et al.
patent: 2002/0009079 (2002-01-01), Jungck et al.
patent: 2002/0065938 (2002-05-01), Jungck et al.
patent: 2003/0009651 (2003-01-01), Najim et al.
patent: 0 865 180 (1998-03-01), None
patent: WO 98/17039 (1998-04-01), None
patent: WO 99/05584 (1999-02-01), None
patent: WO 99/09725 (1999-02-01), None
patent: WO 99/27684 (1999-06-01), None
patent: WO 99/60459 (1999-11-01), None
patent: WO 00/14938 (2000-03-01), None
patent: WO 00/27092 (2000-05-01), None
patent: WO 00/28713 (2000-05-01), None
John Pescatore, Gartner Analyst, “Commentary: Digging into the DNS foundation,” obtained at internet address, http:/
ews.cnet.com
ews/0-1005-202-2080091.html, Jun. 15, 2000.
Rainbow Technologies Products, “CryptoSwift eCommerce Accelerator,” obtained at internet address, http://isg.rainbow.com/products/cs—1.html, Aug. 5, 2000.
Microsoft Corporation, Sep. 1998 “Introduction to TCP/IP,” obtained at internet address http://msdn.microsoft.com/library/backgrnd/html/tcpipintro.htm.
Robert Stone, “CenterTrack: An IP Overlay Network for Tracking DoS Floods,” Article Oct. 1, 1999, pp. 1-9.
L. Peter Deutsch, “DEFLATE Compressed Data Format Specification,” May 1996.
Antaeus Feldspar, Article, “An Explanation of the Deflate Algorithm,” Sep. 11, 1997.
ArrowPoint Communications™ CDDCenter Vendor Listing, “ArrowPoint CS-50 Highlights” obtained at internet address http://www.cddcenter.com/arrowpoint.htm, May 21, 2000.
Peter Christy, Analyst Commentary, “When to Distribute Content—The Peters' Principles,” obtained at internet address http://www.cddcenter.com/index.html, May 21, 2000.
CDDCenter, “How Do Caching and Content Delivery Really Differ?” obtained at internet address http://www.cddcenter.com/cachingvcontent.htm, pp. 1-4, May 21, 2000.
Internet Research Group “Infrastructure Application Service Providers,” Feb. 2000, pp. 1-7.
Steven Vonder Haar,Inter@ctiveWeek, Feb. 14, 2000, “Content Delivery Shifts To Edge of Net,” obtained at internet address http://www.zdnet.com/intweek/stories
ews/0,4164,2436865,00.html, dated May 22, 2000.
David Willis, Network Computing, “The Content-Delivery Edge,” obtained at internet address http://www.networkcomputing.com/1103/1103colwillis.html, dated May 22, 2000.
Phrack Magazine, “IP-spoofing Demystified (Trust-Relationship Exploitation)” vol. Seven, Issue Forty-Eight, File 14 of 18. pp. 1-9, obtained at internet address http://www.fc.net/phrack/files/p48/p48-14.html, dated Jun. 5, 2000.
Eddie Mission, “What is Eddie?”, obtained at internet address http://www.eddieware.org/what.html, dated Apr. 21, 2000.
Alteon Web Systems, White Paper “Optimizing ISP Networks and Services with DNS Redirection,” Aug. 1999.
Alteon Web Systems, White Paper “Virtual Matrix Architecture Scaling Web Services for Performance and Capacity,” Apr. 2000.
RFC2267 Working Group- Denial of Service Counter Measures, Tele-conference Meeting Aug. 25, 2000, Moderator, Henry Teng of eBay.
Track-back Architecture General Requirements Version 0.1, Initial Draft submitted to Counter-DoS Solutions Working Group, Jul. 31, 2000, Edited by Bob Geiger, Recourse Technologies.
C-Port™ A Motorola Company, C-5™ Digital Communications Processor, Product Brief, pp. 1-8, May 4, 2000.
Agere, Inc. “The Challenge for Next Generation Network Processors”, Sep. 10, 1999.
Intel “IXP1200 Network Processor,” Datasheet, pp. 1-109 (out of 146 pages), May 2000.
Philips Semiconductors—12C-bus, News and Events, obtained at internet address, http://www.semiconductors.philips.comi2c/, Jul. 28, 2001.
Comnet Booth #4421 “VHB Technologies Introduces Breakthrough Appliance for High-Bandwidth Networks at Comnet” News Release, Jan. 29, 2001, VHB Technologies, Inc., Richardson, Texas.
Netlogic Microsystems™ Product Brief, obtained at internet address, http://www.netlogicmicro.com/html/datasheets
se3128.html, pp. 1-2, May 11, 2001.
C-Port, “C-5™ Digital Communications Processor” Product Brief, pp. 1-8, © 1999-2000 C-Port Corporation, May 4, 2000.
Level One™ an Intel Company “IXF1002 Dual Port Gigabit Ethernet MAC,” product brief, pp. 1-2, Copyright © 2000 Level One Communications, Inc.
Agere, Inc., Agere White Paper, “Building Next Generation Network Processors,” Sep. 10, 1999, pp. 1-8.
Eric J. Rothfus, Agere, Inc., Agere White Paper, “The Case for A Classification Language,” Sep. 10, 1999, pp. 1-7.
Philips “VMS747 Security Processor,” Overview and Features, pp. 1-3, date of release Jan. 2000, © Philips Electronics N.V. 1999.
CloudShield Technologies, Inc., White Paper, “Security at Optical Speed,” pp. 1-10, Jan. 21, 2001.
NetLogic Microsystems™ Product Brief “NSE3128 Network Search Engine,” obtained at internet address http://209.10.226.214/html/datasheets
se3128.html pp. 1-2, May 11, 2001.
Listing of Well Known Port Numbers assigned by the Internet Assigned Numbers Authority, obtained at the internet address , http://www.iana.org/assignments/port-numbers pp. 1-55, Aug. 5, 2000.
PM2329 PMC-Sierra, “ClassiPI™ Network Classification Processor,” Overview and Features sheet pp. 1-2, 2001 Copyright PMC-Sierra, Inc. Jan. 2001.
Jungck Peder J.
Najam Zahid
Nguyen Andrew T
Triplett Gregory Scott
Vu Macduy T.
Brinks Hofer Gilson & Lione
Cloudshield Technologies, Inc.
Katz James L.
Peikari B. James
LandOfFree
Apparatus and method for interfacing with a high speed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for interfacing with a high speed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for interfacing with a high speed... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3975583