Apparatus and method for initiating a sleep state in a...

Details Apparatus and method for initiating a sleep state in a... Apparatus and method for initiating a sleep state in a...

2006-05-02

2006-05-02

Butler, Dennis M. (Department: 2115)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C713S320000

Reexamination Certificate

active

07039819

ABSTRACT:
An apparatus and method is disclosed for initiating a sleep state in a system-on-a-chip (SOC) device. The apparatus comprises a bus controller coupled to a central processing unit (CPU) and a power management controller that is coupled to the bus controller and to a plurality of SOC modules. The power management controller sends control signals to the bus controller and to the SOC modules to coordinate the shutting down of power to the SOC modules during a process in which the power management controller places the SOC modules of the system-on-a-chip (SOC) device into a sleep state.

REFERENCES:
patent: 5167024 (1992-11-01), Smith et al.
patent: 5768602 (1998-06-01), Dhuey
patent: 5978923 (1999-11-01), Kou
patent: 6446213 (2002-09-01), Yamaki
patent: 6535982 (2003-03-01), Kawabe et al.
patent: 6665802 (2003-12-01), Ober
patent: 2003/0196127 (2003-10-01), Olsen
patent: 2004/0268278 (2004-12-01), Hoberman et al.
patent: 2005/0094036 (2005-05-01), Tichelaar

Affiliated with

Also associated with

Rating

Apparatus and method for initiating a sleep state in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for initiating a sleep state in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for initiating a sleep state in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3647590