Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2000-04-27
2008-03-18
Chu, Gabriel (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S057000, C714S045000
Reexamination Certificate
active
07346812
ABSTRACT:
A method and apparatus using a set of registers for indicating multiple error levels in a data processing system, wherein a register allows software to reprogram or redefine the error level to another desired error level. One embodiment of the invention involves a method for indicating errors in a data processing system with multiple error levels, indicating that an error corresponds to one of the multiple error levels, representing the error with a set of memory cells, and changing the error level of the error to another error level of the multiple error levels. A second embodiment of the invention involves a data processing system or an error log system, having an associated error level chosen from a plurality of error levels for an error. The data processing system or error log system includes a set of memory cells, with a primary error log to record the error, at least one error enable register that can be read and written to redefine the error level of the error to one of said plurality of error levels. In a preferred embodiment, the recording of the error levels with the set of memory cells includes recording the first occurrence of the most severe error in the primary error log. And a state machine keeps track of the most severe error that has been logged in the primary error log.
REFERENCES:
patent: 3999051 (1976-12-01), Petschauer
patent: 4881230 (1989-11-01), Clark et al.
patent: 4932028 (1990-06-01), Katircioglu et al.
patent: 5155731 (1992-10-01), Yamaguchi
patent: 5226150 (1993-07-01), Callander et al.
patent: 5448725 (1995-09-01), Gervais
patent: 5506960 (1996-04-01), Meare
patent: 5596716 (1997-01-01), Byers et al.
patent: 5699403 (1997-12-01), Ronnen
patent: 5787095 (1998-07-01), Myers et al.
patent: 5933592 (1999-08-01), Lubbers et al.
patent: 6006016 (1999-12-01), Faigon et al.
patent: 6356282 (2002-03-01), Roytman et al.
patent: 6513129 (2003-01-01), Tentij et al.
patent: 6615374 (2003-09-01), Moran
patent: 6636991 (2003-10-01), Quach
Hennessy et al., “Computer Organization and Design”, 1998, Morgan Kaufmann Publishers, Inc., Second Edition, pp. 225,229, and 230.
Free On-Line Dictionary of Computing definition of “register”; 1 sheet, unknown date.
Whatis.com definition of “register”; 1 sheet, unknown date.
Jim Minatel, et al.; “Upgrading and Repairing PCs Tenth Anniversary Edition”; copyright 1998 by Que Corporation; pp. 39 and 143.
David J. Bradley, “Library of Congress Cataloging in Publication Data”, Copyright 1984; pp. 28-30
LandOfFree
Apparatus and method for implementing programmable levels of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for implementing programmable levels of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for implementing programmable levels of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3973765