Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2005-03-15
2005-03-15
Torres, Joseph D. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S794000, C714S792000, C375S262000
Reexamination Certificate
active
06868521
ABSTRACT:
An apparatus and method for implementing a decoder for convolutionally encoded symbols (e.g., a viterbi decoder) is described. In one embodiment, a file of all the initial states (or their equivalents) and the nth surviving states associated with the initial states is stored along with the path metric. The initial states (or their equivalents) are an index to a previous file. A new file or files are then generated. An appropriate criterion is utilized to select a final surviving state. The path can be traced back through a plurality of files and the “most likely” path determined. The identifying binary numbers of the final states of each file and the binary numbers of an original initial state determine the “most likely” sequence of convolutionally-encoded symbols received by the decoder.
REFERENCES:
patent: 5974091 (1999-10-01), Huff
patent: 6105158 (2000-08-01), Chen et al.
patent: 6374387 (2002-04-01), van den Berghe
Campbell Stephenson Ascolese LLP
NEC Electronics America, Inc.
Torres Joseph D.
LandOfFree
Apparatus and method for implementing a decoder for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for implementing a decoder for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for implementing a decoder for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3447534