Apparatus and method for handling data cache misses...

Details Apparatus and method for handling data cache misses... Apparatus and method for handling data cache misses...

2006-02-02

2008-12-02

Coleman, Eric (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Reexamination Certificate

active

07461239

ABSTRACT:
Mechanisms for handling data cache misses out-of-order for asynchronous pipelines are provided. The mechanisms associate load tag (LTAG) identifiers with the load instructions and uses them to track the load instruction across multiple pipelines as an index into a load table data structure of a load target buffer. The load table is used to manage cache “hits” and “misses” and to aid in the recycling of data from the L2 cache. With cache misses, the LTAG indexed load table permits load data to recycle from the L2 cache in any order. When the load instruction issues and sees its corresponding entry in the load table marked as a “miss,” the effects of issuance of the load instruction are canceled and the load instruction is stored in the load table for future reissuing to the instruction pipeline when the required data is recycled.

REFERENCES:
patent: 5590368 (1996-12-01), Heeb et al.
patent: 5828860 (1998-10-01), Miyaoku et al.
patent: 6216219 (2001-04-01), Cai et al.
patent: 2003/0061470 (2003-03-01), Yeh
U.S. Appl. No. 11/184,349, filed Jul. 19, 2005, Abernathy et al.

Affiliated with

Also associated with

Rating

Apparatus and method for handling data cache misses... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for handling data cache misses..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for handling data cache misses... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4037739