Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2005-02-01
2005-02-01
Torres, Joseph D (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S774000, C714S776000, C714S757000
Reexamination Certificate
active
06851085
ABSTRACT:
An apparatus and method for generating a (n,3) code and a (n,4) code using simplex codes are disclosed. To encode a 3-bit information bit stream to a (n,3) codeword with n code symbols, a simplex encoder generates a first-order Reed-Muller codeword with (P+1) code symbols from the input information bit stream for n>P, and punctures the first code symbol of the (P+1) first-order Reed-Muller code symbols to produce a (P,3) simplex codeword. An interleaver permutates the P code symbols of the (P,3) simplex codeword by columns according to a predetermined pattern. A repeater repeats the column-permutated (P,3) simplex codeword until the number of repeated codes is n and outputs a (n,3) codeword with the n repeated code symbols.
REFERENCES:
patent: 6341125 (2002-01-01), Hong et al.
patent: 6732316 (2004-05-01), Tong et al.
patent: 20020010893 (2002-01-01), Kim et al.
Hwang Sung-Oh
Kim Jae-Yoel
Dilworth & Barrese LLP
Torres Joseph D
LandOfFree
Apparatus and method for generating (n, 3) code and (n, 4)... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for generating (n, 3) code and (n, 4)..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for generating (n, 3) code and (n, 4)... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3509293