Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip
Reexamination Certificate
2005-10-18
2005-10-18
Nguyen, Ha (Department: 2812)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Flip chip
C257S738000
Reexamination Certificate
active
06956291
ABSTRACT:
An apparatus and method for forming a substantially continuous solder bump around the periphery of each dice on a flip chip wafer is disclosed. The solder bump is provided on each die so that when it is singulated from the wafer and mounted onto a substrate, the solder bump around the periphery acts to hermetically attach and seal the die to the substrate. According to various embodiments of the invention, the continuous solder bump may be coupled to either a ground plane or a power supply on the substrate. The method includes fabricating a plurality of integrated circuit dice on a first surface of a semiconductor wafer. After the integrated circuitry is fabricated, a substantially continuous solder bump is formed on the periphery of each of the dice on the wafer.
REFERENCES:
patent: 4446475 (1984-05-01), Gercekci et al.
patent: 5448014 (1995-09-01), Kong et al.
patent: 5523628 (1996-06-01), Williams et al.
patent: 5701008 (1997-12-01), Ray et al.
patent: 5739546 (1998-04-01), Saitou et al.
patent: 5897336 (1999-04-01), Brouillette et al.
patent: 6062461 (2000-05-01), Sparks et al.
patent: 6245595 (2001-06-01), Nguyen et al.
patent: 6287895 (2001-09-01), Sato
patent: 6316786 (2001-11-01), Mueller et al.
patent: 6329671 (2001-12-01), Tamaki et al.
patent: 6352881 (2002-03-01), Nguyen et al.
patent: 6376915 (2002-04-01), Hikita et al.
patent: 6400033 (2002-06-01), Darveaux
patent: 6404040 (2002-06-01), Hikita et al.
patent: 6498422 (2002-12-01), Hori
patent: 6663227 (2003-12-01), Yamamoto et al.
patent: 6677187 (2004-01-01), Salaville
patent: 6777263 (2004-08-01), Gan et al.
patent: 2004/0032009 (2004-02-01), Fang et al.
patent: 2004/0100164 (2004-05-01), Murata et al.
patent: 2004/0113215 (2004-06-01), Shimada et al.
Nguyen et al., U.S. Appl. No. 10/080,913 filed Feb. 21, 2002, “Method and Apparatus for Forming an Underfill Adhesive Layer”.
National Semiconductor Corporation
Nguyen Ha
Stevenson André C.
LandOfFree
Apparatus and method for forming solder seals for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for forming solder seals for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for forming solder seals for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3441278