Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Patent
1997-03-31
2000-08-01
Coleman, Eric
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Commitment control or register bypass
712217, 712228, G06F 946
Patent
active
060981679
ABSTRACT:
In maintaining the state of a processor, a dispatched instruction is given an identification tag and an associated entry in an architectural register table. The identification tag of the dispatched instruction is written to the entry in the architectural register table, if the identification tag of the dispatched instruction is more recent than a prior instruction identification tag stored in the entry.
REFERENCES:
patent: 4870614 (1989-09-01), Quatse
patent: 4965721 (1990-10-01), Holtey et al.
patent: 5057997 (1991-10-01), Chang et al.
patent: 5301312 (1994-04-01), Christopher, Jr. et al.
patent: 5307495 (1994-04-01), Seino et al.
patent: 5335331 (1994-08-01), Murao et al.
patent: 5355460 (1994-10-01), Eickemeyer et al.
patent: 5361356 (1994-11-01), Clark et al.
patent: 5390311 (1995-02-01), Fu et al.
patent: 5404558 (1995-04-01), Okamoto
patent: 5440703 (1995-08-01), Ray et al.
patent: 5469553 (1995-11-01), Patrick
patent: 5481683 (1996-01-01), Karim
patent: 5497317 (1996-03-01), Hawkins et al.
patent: 5509130 (1996-04-01), Trauben et al.
patent: 5535346 (1996-07-01), Thomas, Jr.
patent: 5542058 (1996-07-01), Brown, III et al.
patent: 5546599 (1996-08-01), Song
patent: 5548738 (1996-08-01), Song
patent: 5559976 (1996-09-01), Song
patent: 5751985 (1998-05-01), Shen et al.
patent: 5805849 (1998-09-01), Jordan et al.
patent: 5870582 (1999-02-01), Cheong et al.
patent: 5870612 (1999-02-01), Cheong et al.
Weiss, et al., "Instruction Issue Logic in Pipelined Supercomputers", IEEE Transactions on Computers, vol. C-33, No. 11, Nov. 1984 pp. 1013-1022.
"Register Dataflow", Superscalar Microprocessor Design, Chapter 6, 103-126.
Logically Deleted Parts, "IBM Technical Disclosure Bulletin", vol. 32, No. 3B, Aug. 1989, pp. 280-287.
"Trace-Directed Program Restructuring for Both Pinned and Pageable Instructions", IBM Technical Disclosure Bulletin, vol. 37, No. 02B, Feb. 1994, pp. 667-668.
"Grouping of Instructions", IBM Technical Disclosure Bulletin, vol. 38, No. 08, Aug. 1995, pp. 531-533.
Cheong Hoichi
Le Hung Qui
Muhich John Stephen
White Steven Wayne
Coleman Eric
England Anthony V.S.
International Business Machines - Corporation
Patel Gautam R.
LandOfFree
Apparatus and method for fast unified interrupt recovery and bra does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for fast unified interrupt recovery and bra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for fast unified interrupt recovery and bra will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-674318