Boots – shoes – and leggings
Patent
1995-12-07
1998-05-19
Ramirez, Ellis B.
Boots, shoes, and leggings
36446828, 364552, 364578, 364490, G06F 1900
Patent
active
057544328
ABSTRACT:
A high speed device and method for estimating the yield of semiconductor chips without requiring a large data storage area. The noise particles which adhere to a number of semiconductor chips are generated in a particle generating unit 12 and an identification number indicating the semiconductor chip on which the noise particles adhere is given. All the noise particles are driven in driving unit 13 on one mask stored in circuit storage unit 15. The mask pattern near the driven noise particle is checked and whether or not the noise particle causes a defect is checked in a defect detecting unit 16. Semiconductor chips with defects are detected in a semiconductor chip defect detecting unit 17 based on the semiconductor chip identification number of each noise particle. Then a computing unit 18 calculates the chip yield from the total number of semiconductor chips and the number of semiconductor chips without defects.
REFERENCES:
patent: 3751647 (1973-08-01), Maeder et al.
patent: 3983479 (1976-09-01), Lee et al.
patent: 4481664 (1984-11-01), Linger et al.
patent: 4763289 (1988-08-01), Barzilai et al.
patent: 4835466 (1989-05-01), Maly et al.
patent: 5051938 (1991-09-01), Hyduke
patent: 5282140 (1994-01-01), Tazawa et al.
patent: 5287290 (1994-02-01), Tabara et al.
patent: 5438527 (1995-08-01), Feldbaumer et al.
patent: 5497381 (1996-03-01), O'Donoghue et al.
patent: 5539652 (1996-07-01), Tegethoff
patent: 5598341 (1997-01-01), Ling et al.
patent: 5649169 (1997-07-01), Berezin et al.
James A. Cunningham, "The Use and Evaluation of Yield Models in Integrated Circuit Manufacturing", IEEE Trans. on Semiconductor Manufacturing, vol. 3, No. 2, May 1990, pp. 60-71.
Duvivier et al., "Approximation of Critical Area of ICs with Simple Parameters Extracted from the Layout", Proc. of the IEEE Intnl. Workshop on Defect and Fault Tolerance in VLSI Systems, Nov. 1995, pp. 1-9.
Shahsavari et al., "IC Yield Modeling and Statistical Circuit Simulation", Southcon/94 Conf. Record, Mar. 1994, pp. 594-598.
Dance et al., "Estimating Semiconductor Yield from Equipment Particle Measurements", IEEE/SEMI International Semiconductor Manufacturing Science Symposium, Jun. 1992, pp. 18-23.
Lewis Hecht, "A New Method to Determine Contamination Limited Yield", IEEE Trans. on Components, Hybrids, and Manufacturing Technology, vol. 14, No. 4, Dec. 1991, pp. 904-905.
IEICE Transactions on Electronics, vol. E87-C, No. 7, Jul. 1995, Japan, pp. 852-857, XP002020369 Fukuhara H; Komatsuzaki T; Boku K; Miyai Y: "Use of a Monte Carlo wiring Yield simulator to optimize design of random logic circuits for yield enhancement" p. 853, right-hand column, paragraph 3, p. 854, right-hand column, paragraph 2.
Patent Abstracts of Japan, vol. 95, No. 011 & JP-A-07 306848 (Matsushita Electron Corp) , Nov. 21, 1995, abstract.
Proceedings of the International conference on Microelectronic Test Structures (ICMTS) , San Diego, Mar. 22-25, 1994, Mar. 22, 1994, Institute of Electrical and Electronics Engineers, pp. 98-107, XP000481297 Jitendra Khare et al: "Sram-Based Extraction of Defect Characteristics" figures 3,5 .
Fukuhara Hideyuki
Komatsuzaki Takao
Miyai Yoichi
Donaldson Richard L.
Laws Gerald E.
Ramirez Ellis B.
Stamber Eric W.
Texas Instruments Incorporated
LandOfFree
Apparatus and method for estimating chip yield does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for estimating chip yield, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for estimating chip yield will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1859353