Apparatus and method for eliminating mapping jitter

Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

375371, 375363, 3701053, H04L 700, H04L 2536

Patent

active

054577179

ABSTRACT:
A desynchronizer (10) for eliminating output mapping jitter includes a demapper circuit (12) for reading asynchronous data and a clock rate of an embedded signal within a synchronous channel (14). Payload data from the embedded signal is buffered within an elastic store circuit (17). The demapper circuit (12) outputs bit stuff and pointer justification timing adjustments to an overhead gapfill circuit (19) and a pointer justification leaky accumulator circuit (20). The overhead gapfill circuit (19) calculates overhead gaps within the payload data in order to generate a gapfill value (34). The pointer justification leaky accumulator circuit (20) determines the bit stuffs and pointer justifications occurring in the payload data in order to produce an accumulated value (36). The gapfill value (34) and accumulated value (36) are combined with an elastic fill value (18) from the elastic store circuit (17) in order to eliminate instantaneous variations within the elastic fill value (18) due to overhead gaps within the payload data and reduce the effect of bit stuff and pointer justification timing adjustments within the elastic fill value (18). An adjusted fill value is fed to a low pass filter (30) and a voltage controlled oscillator (32) of a clock recovery phase lock loop circuit (29). The clock recovery phase lock loop circuit (29) generates an output clock signal for transmitting the payload data from the elastic store circuit (17) without any mapping jitter due to overhead gaps and a reduction in jitter caused by timing adjustments.

REFERENCES:
patent: 4811340 (1989-03-01), McEachern et al.
patent: 5052025 (1991-09-01), Duff et al.
patent: 5119406 (1992-06-01), Kramer
patent: 5200982 (1993-04-01), Weeber
patent: 5268936 (1993-12-01), Bernardy
patent: 5311511 (1994-05-01), Reilly et al.
patent: 5337334 (1994-08-01), Molloy
patent: 5343476 (1994-08-01), Urbansky
patent: 5357514 (1994-10-01), Yoshida
patent: 5367545 (1994-11-01), Yamashita et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Apparatus and method for eliminating mapping jitter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for eliminating mapping jitter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for eliminating mapping jitter will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2315702

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.