Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2005-04-26
2005-04-26
Tsai, Henry W. H. (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Branching
C712S233000
Reexamination Certificate
active
06886094
ABSTRACT:
An apparatus and method are provided for detecting and handling exceptions. Instructions that are executed only when there is an exception pending are qualified by a first predicate register in a predicate register pair. Instructions that are executed only when there is no exception pending are qualified based on a second predicate register in the predicate register pair. When an exception is thrown, a determination is made as to whether or not the instruction that threw the exception is in a try block, or range, of the method that threw the exception. If not, the first predicate register predicated instruction to branch to a return stub for the method is generated. If the instruction that threw the exception is in a try block of the method, the first predicate register predicated instruction to branch to a snippet associated with the method is generated.
REFERENCES:
patent: 4435753 (1984-03-01), Rizzi
patent: 4642764 (1987-02-01), Auslander et al.
patent: 4782444 (1988-11-01), Munshi et al.
patent: 4833599 (1989-05-01), Colwell et al.
patent: 4961141 (1990-10-01), Hopkins et al.
patent: 5057837 (1991-10-01), Colwell et al.
patent: 5448746 (1995-09-01), Eickemeyer et al.
patent: 5497499 (1996-03-01), Garg et al.
patent: 5504932 (1996-04-01), Vassiliadis et al.
patent: 5600810 (1997-02-01), Ohkami
patent: 5613121 (1997-03-01), Blainey
patent: 5627981 (1997-05-01), Adler et al.
patent: 5628016 (1997-05-01), Kukol
patent: 5634023 (1997-05-01), Adler et al.
patent: 5669001 (1997-09-01), Moreno
patent: 5748936 (1998-05-01), Karp et al.
patent: 5761470 (1998-06-01), Yoshida
patent: 5764962 (1998-06-01), Buzbee
patent: 5768510 (1998-06-01), Gish
patent: 5778219 (1998-07-01), Amerson et al.
patent: 5787302 (1998-07-01), Hampapuram et al.
patent: 5812850 (1998-09-01), Wimble
patent: 5819058 (1998-10-01), Miller et al.
patent: 5826054 (1998-10-01), Jacobs et al.
patent: 5828886 (1998-10-01), Hayashi
patent: 5922065 (1999-07-01), Hull et al.
patent: 5966537 (1999-10-01), Ravichandran
patent: 6009517 (1999-12-01), Bak et al.
patent: 6018799 (2000-01-01), Wallace et al.
patent: 6035120 (2000-03-01), Ravichandran
patent: 6041399 (2000-03-01), Terada et al.
patent: 6108771 (2000-08-01), Gaertner et al.
patent: 6110226 (2000-08-01), Bothner
patent: 6151703 (2000-11-01), Crelier
patent: 6158048 (2000-12-01), Lueh et al.
patent: 6237077 (2001-05-01), Sharangpani et al.
patent: 6240510 (2001-05-01), Yeh et al.
patent: 6286135 (2001-09-01), Santhanam
patent: 6301705 (2001-10-01), Doshi et al.
patent: 6308318 (2001-10-01), Krishnaswamy
patent: 6311325 (2001-10-01), Levine et al.
patent: 6317872 (2001-11-01), Gee et al.
patent: 6317876 (2001-11-01), Kunz et al.
patent: 6324687 (2001-11-01), Beadle et al.
patent: 6336213 (2002-01-01), Beadle et al.
patent: 6339841 (2002-01-01), Merrick et al.
patent: 6385660 (2002-05-01), Griesemer et al.
patent: 6408433 (2002-06-01), Click, Jr. et al.
patent: 6412105 (2002-06-01), Maslennikov et al.
patent: 6427234 (2002-07-01), Chambers et al.
patent: 6466972 (2002-10-01), Paul et al.
patent: 6487601 (2002-11-01), Hubacher et al.
patent: 6507946 (2003-01-01), Alexander, III et al.
patent: 6513109 (2003-01-01), Gschwind et al.
patent: 6539473 (2003-03-01), Hubacher et al.
patent: 6567974 (2003-05-01), Czajkowski
patent: 6571385 (2003-05-01), Muthukumar et al.
patent: 6604167 (2003-08-01), Blandy et al.
patent: 6615403 (2003-09-01), Muthukumar et al.
patent: 6622238 (2003-09-01), Benjamin et al.
patent: 6640313 (2003-10-01), Quach
patent: 6640315 (2003-10-01), Hwu et al.
patent: 6658551 (2003-12-01), Berenbaum et al.
patent: 6675375 (2004-01-01), Czajkowski
Fitzgerald et al., “Marmot: An Optimizing Compiler for Java”, Microsoft Research, Jun. 16, 1999, Technical Report MSR-TR-99-33, pp. 1-29.
Azevedo et al., “Java Annotation-Aware Just-In-Time (AJIT) Compilation System”, ACM 1999, San Francisco, CA, USA, pp. 142-151.
Larus et al., “SPIM S20: A MIPS R2000 Simulator”, Computer Sciences Department, University of Wisconsin, Madison, copyright 1990-1997, pp. 1-25.
Aho et al., “Compilers: Principles, Techniques, and Tools”, copyright 1986, Bell Telephone Labs, Inc., 4 pages.
Fernandez, “Simple and Effective Link-Time Optimization of Modula-3 Programs”, Nov. 7, 1997, pp. 1-7.
Ishizaki et al., Design, Implementation, and Evaluation of Optimizations in a Just-In-Time Complier, ACM, Jun. 1999, pp. 119-122.
Sinclair et al., “ASIC Design for Conditional Nested Loops with Predicate Registers”, Aug. 11, 1999, Circuits and Systems, 1999, 42ndMidwest Symposium, vol. 2, pp. 874-877.
“The Java Virtual Machine Specification”, Sun Microsystem, Inc., copyright 1997, http://java.sun.com/docs/books/vmspec/html/Instructions2.doc14.html.
Emile Volel
Tsai Henry W. H.
Walder, Jr. Stephen J.
Yee Duke W.
LandOfFree
Apparatus and method for detecting and handling exceptions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for detecting and handling exceptions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for detecting and handling exceptions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3437501