Electrical computers and digital processing systems: support – Computer power control
Reexamination Certificate
2008-04-15
2008-04-15
Trujillo, James K. (Department: 2116)
Electrical computers and digital processing systems: support
Computer power control
C713S322000, C713S323000, C713S324000
Reexamination Certificate
active
10811849
ABSTRACT:
An apparatus and method for controlling CPU speed transition can use an SMI (System Management Interrupt) signal to perform speed transition of a CPU of a computer such as a notebook computer. However, if the bus master device is in the active state, a control operation needed for CPU speed transition is cancelled at the same time an event signal (e.g., a watchdog SMI or an embedded controller SMI) is created at prescribed intervals and the bus mater device active state is accordingly re-checked. Therefore, when the bus master device is in the active state, the control operation for CPU speed transition is cancelled to prevent the computer from hanging up, and the CPU speed transition control operation is periodically retried to increase a likelihood of a normal CPU speed transition or the normal CPU speed transition can be established.
REFERENCES:
patent: 5623677 (1997-04-01), Townsley et al.
patent: 5754869 (1998-05-01), Holzhammer et al.
patent: 6112309 (2000-08-01), Inoue et al.
patent: 6122701 (2000-09-01), Kunkel
patent: 6192206 (2001-02-01), Peters et al.
patent: 6802015 (2004-10-01), Atkinson
patent: 2001/0016892 (2001-08-01), Klein
patent: 2002/0124197 (2002-09-01), Atkinson
patent: 2003/0056123 (2003-03-01), Hsieh
patent: 2003/0226047 (2003-12-01), Park et al.
Brown Michael J
Ked & Associates LLP
Trujillo James K.
LandOfFree
Apparatus and method for controlling CPU speed transition does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for controlling CPU speed transition, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for controlling CPU speed transition will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3932293