Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2011-06-14
2011-06-14
Chaudry, M. Mujtaba K (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S801000
Reexamination Certificate
active
07962828
ABSTRACT:
A method for generating a parity check matrix of a block LDPC code. The parity check matrix includes an information part corresponding to an information word and a first parity part and a second parity part each corresponding to a parity. The method includes determining a size of the parity check matrix based on a coding rate applied when coding the information word with the block LDPC code, and a codeword length; dividing a parity check matrix with the determined size into a predetermined number of blocks; classifying the blocks into blocks corresponding to the information part, blocks corresponding to the first parity part, and blocks corresponding to the second parity part; arranging permutation matrixes in predetermined blocks from among the blocks classified as the first parity part, and arranging identity matrixes in a full lower triangular form in predetermined blocks from among the blocks classified as the second parity part; and arranging the permutation matrixes in the blocks classified as the information part such that a minimum cycle length is maximized and weight values are irregular on a factor graph of the block LDPC code.
REFERENCES:
patent: 4680764 (1987-07-01), Suzuki et al.
patent: 6539367 (2003-03-01), Blanksby et al.
patent: 6633856 (2003-10-01), Richardson et al.
patent: 6789227 (2004-09-01), De Souza et al.
patent: 6895547 (2005-05-01), Eleftheriou et al.
patent: 7000174 (2006-02-01), Mantha et al.
patent: 7000177 (2006-02-01), Wu et al.
patent: 7072417 (2006-07-01), Burd et al.
patent: 7139959 (2006-11-01), Hocevar
patent: 2002/0181569 (2002-12-01), Goldstein et al.
patent: 2003/0014718 (2003-01-01), De Souza et al.
patent: 2003/0033575 (2003-02-01), Richardson et al.
patent: 2003/0037298 (2003-02-01), Eleftheriou et al.
patent: 2003/0074626 (2003-04-01), Coker et al.
patent: 2004/0034828 (2004-02-01), Hocevar
patent: 2004/0148560 (2004-07-01), Hocevar
patent: 2001-168733 (2001-06-01), None
patent: 2003-115768 (2003-04-01), None
patent: 1020030018281 (2003-03-01), None
patent: 1505451 (1989-08-01), None
patent: WO 00/35103 (2000-06-01), None
patent: WO 02/095965 (2002-11-01), None
patent: WO 03/032499 (2003-04-01), None
Jon-Lark Kim, “Explicit Construction of Families of LDPC Codes with Girth at Least Six”, Oct. 2002.
John L. Fan, “Array Codes as Low-Density Parity-Check Codes”, Sep. 2000.
Rich Echard et al., “The Π-Rotation Low-Density Parity Check Codes”, Nov. 25, 2001.
Dale E. Hocevar, “Efficient Encoding for a Family of Quasi-Cyclic LDPC Codes”, Dec. 1, 2003.
Echard et al., The Extended Irregular Π-Rotation LDPC Codes, IEEE Communications Letters, vol. 7, No. 5, May 2003, pp. 230-232.
Yeo et al., Architectures and Implementations of Low-Density Parity Check Decoding Algorithms, 2002 Midwest Symposium on Circuits and Systems, Aug. 4, 2002.
Zhang et al., an FPGA Implementation of (3,6)-Regular Low-Density Parity Check Code Decoder, EURASIP Journal of Applied Signal Processing, Aug. 4, 2002.
Richardson et al., Efficient Encoding of Low-Density Parity-Check Codes, IEEE Transactions on Information Theory, Feb. 2, 2001.
Eleftheriou et al., Low-Density Parity-Check Codes for Digital Subscriber Lines, 2002 IEEE International Conference on Communications, Apr. 28, 2004.
Mittelholzer et al., Efficient Encoding and Minimum Distance Bounds of Reed-Solomon-Type Array Codes, 2002 IEEE International Symposium on Information Theory, Jun. 30, 2002.
Djurdhevic et al., “Graph-Theoretic Construction of Low-Density Parity-Check Codes”, IEEE Communications Letters, Apr. 2003.
Tian et al., “Construction of Irregular LDPC Codes with Low Error Floors”, Proceedings of the IEEE International Conference on Communications, May 11, 2003.
Jeong Hong-Sil
Kim Jae-Yoel
Kyung Gyu-Bum
Myung Se-Ho
Park Sung-Eun
Chaudry M. Mujtaba K
Samsung Electronics Co,. Ltd
The Farrell Law Firm P.C.
LandOfFree
Apparatus and method for coding/decoding block low density... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for coding/decoding block low density..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for coding/decoding block low density... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2731746