Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1994-06-21
1996-05-07
Chin, Stephen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
375357, 327262, 327144, 371 1, H04L 700
Patent
active
055154034
ABSTRACT:
In a telecommunication system having multiple timing subsystems receiving and distributing redundant timing signals, there is provided a circuitry for aligning first and second redundant timing signals and switching therebetween. The circuitry includes a selecting and switching circuitry for receiving the first and second redundant timing signals and designating one of the redundant timing signals as ACTIVE and the other as INACTIVE, and providing the ACTIVE timing signal as an output timing reference signal. The selecting and switching circuitry further switching the ACTIVE and INACTIVE timing signal designation and output timing reference signal in response to detecting fault or a clock switching command. The ACTIVE timing signal is provided to a first delay path having a programmable delay value, which delays it and produces a first output timing signal. A second delay path receives the INACTIVE redundant timing signal and produces a second output timing signal. The circuitry further includes a phase detector which receives the ACTIVE and INACTIVE output timing signals and generates a status signal indicative of phase relationship therebetween. The circuitry further provides for temperature compensation which measures and compensates for an effect of temperature change on the delay paths.
REFERENCES:
patent: 3769607 (1973-10-01), Thelen
patent: 4229699 (1980-10-01), Frissell
patent: 4755704 (1988-07-01), Flora et al.
patent: 4789996 (1988-12-01), Butcher
patent: 4868514 (1989-09-01), Azevedo et al.
patent: 5054038 (1991-10-01), Hedberg
patent: 5065454 (1991-11-01), Binz et al.
patent: 5122679 (1992-06-01), Ishii et al.
patent: 5184027 (1993-02-01), Masuda et al.
patent: 5204559 (1993-04-01), Deyhimy et al.
patent: 5214680 (1993-05-01), Gutierrez, Jr. et al.
patent: 5258660 (1993-11-01), Nelson et al.
patent: 5260979 (1993-11-01), Parker et al.
patent: 5272390 (1993-12-01), Watson, Jr. et al.
patent: 5289138 (1994-02-01), Wang
patent: 5298866 (1994-03-01), Kaplinsky
patent: 5309035 (1994-05-01), Watson, Jr. et al.
patent: 5388100 (1995-02-01), Ohtsuka
patent: 5410263 (1995-04-01), Waizman
patent: 5416807 (1995-05-01), Brady et al.
patent: 5422915 (1995-06-01), Byers et al.
patent: 5448193 (1995-09-01), Baumert et al.
Lovell Mark A.
Sloan Keith A.
Bocure Tesfaldet
Chin Stephen
DSC Communications Corporation
LandOfFree
Apparatus and method for clock alignment and switching does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for clock alignment and switching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for clock alignment and switching will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1233301