Apparatus and method for checking logic circuit

Details Apparatus and method for checking logic circuit Apparatus and method for checking logic circuit

1995-11-27

1997-09-23

Trammell, James P.

Boots, shoes, and leggings

364489, 364578, H03K 1760

Patent

active

056711484

ABSTRACT:
An apparatus and method for checking logic circuit checks logic element influenced by hot carriers in the logic circuit. The present invention comprises means for measuring rising transition time t.sub.r (or falling transition time t.sub.f) of signal generated by logic element comprising one portion of the logic circuit; means for calculating a ratio (DUTY) of rising transition time t.sub.r (or falling transition time t.sub.f) and operation period T of the signal; and means for comparing said DUTY with maximum allowable duty (DUTYMAX), in order to detect the logic element having DUTY exceeding maximum allowable duty (DUTYMAX).

REFERENCES:
patent: 4453089 (1984-06-01), Shuey et al.
patent: 4586004 (1986-04-01), Valder
patent: 4829415 (1989-05-01), Haferl
patent: 4924430 (1990-05-01), Zasio et al.
patent: 5223733 (1993-06-01), Doi et al.
patent: 5295088 (1994-03-01), Hartoog et al.
patent: 5473548 (1995-12-01), Omori et al.
Solid State Pulse Circuits 2nd-ed., David A. Bell, Reston Pub Co., 1981 pp. 8-11 + 98-107.

Affiliated with

Also associated with

Rating

Apparatus and method for checking logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for checking logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for checking logic circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1940745