Apparatus and method for automatic low power mode invocation...

Details Apparatus and method for automatic low power mode invocation... Apparatus and method for automatic low power mode invocation...

2005-04-14

2009-12-01

Lee, Thomas (Department: 2115)

Electrical computers and digital processing systems: support

Computer power control

C713S320000, C712S043000, C712S228000, C718S100000

Reexamination Certificate

active

07627770

ABSTRACT:
A processor comprises a processor core executing multiple threads. A bifurcated thread scheduler includes an internal processor core component and an external processor core component. The bifurcated thread scheduler identifies when all of the multiple threads are blocked and thereafter automatically enters a default low power sleep mode.

REFERENCES:
patent: 5983356 (1999-11-01), Pandey et al.
patent: 6367021 (2002-04-01), Shay
patent: 6586911 (2003-07-01), Smith et al.
patent: 6594755 (2003-07-01), Nuechterlein et al.
patent: 6662234 (2003-12-01), Cheng
patent: 6687838 (2004-02-01), Orenstien et al.
patent: 6710578 (2004-03-01), Sklovsky
patent: 6721894 (2004-04-01), Maher et al.
patent: 6883107 (2005-04-01), Rodgers et al.
patent: 6986066 (2006-01-01), Morrow et al.
patent: 7010466 (2006-03-01), Lee et al.
patent: 7137117 (2006-11-01), Ginsberg
patent: 7152170 (2006-12-01), Park
patent: 7318164 (2008-01-01), Rawson, III
patent: 2004/0049703 (2004-03-01), Maksimovic et al.
patent: 2004/0123297 (2004-06-01), Flautner et al.
patent: 2004/0138833 (2004-07-01), Flynn
patent: 2004/0138854 (2004-07-01), Flynn
patent: 2004/0139302 (2004-07-01), Flautner et al.
patent: 2004/0139361 (2004-07-01), Flynn
patent: 2004/0216106 (2004-10-01), Kalla et al.
patent: 2004/0230794 (2004-11-01), England et al.
patent: 2005/0154861 (2005-07-01), Arimilli et al.
patent: 2006/0020831 (2006-01-01), Golla et al.
patent: 2006/0123251 (2006-06-01), Nakajima et al.
patent: 2006/0136915 (2006-06-01), Aingaran et al.
patent: 2006/0149927 (2006-07-01), Dagan et al.
patent: 2006/0168254 (2006-07-01), Norton et al.
patent: 2006/0179194 (2006-08-01), Jensen
patent: 2006/0179274 (2006-08-01), Jones et al.
patent: 2006/0179276 (2006-08-01), Banerjee et al.
patent: 2006/0179279 (2006-08-01), Jones et al.
patent: 2006/0179280 (2006-08-01), Jensen et al.
patent: 2006/0179283 (2006-08-01), Jensen
patent: 2006/0179284 (2006-08-01), Jensen et al.
patent: 2006/0179439 (2006-08-01), Jones et al.
patent: 2006/0206692 (2006-09-01), Jensen
Marc Fleischmann, “Long Run Power Management-Dynamic Power Management for Crusoe™ Processors”, Jan. 17, 2001, pp. 1-18, Transmeta Corporation, Santa Clara, CA.

Affiliated with

Also associated with

Rating

Apparatus and method for automatic low power mode invocation... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for automatic low power mode invocation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for automatic low power mode invocation... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4095645