Electrical computers and digital processing systems: processing – Instruction issuing – Simultaneous issuance of multiple instructions
Reexamination Certificate
2008-07-15
2008-07-15
Bullock, Jr, Lewis A. (Department: 2195)
Electrical computers and digital processing systems: processing
Instruction issuing
Simultaneous issuance of multiple instructions
C712S206000, C718S103000
Reexamination Certificate
active
07401207
ABSTRACT:
Each instruction thread in a SMT processor is associated with a software assigned base input processing priority. Unless some predefined event or circumstance occurs with an instruction being processed or to be processed, the base input processing priorities of the respective threads are used to determine the interleave frequency between the threads according to some instruction interleave rule. However, upon the occurrence of some predefined event or circumstance in the processor related to a particular instruction thread, the base input processing priority of one or more instruction threads is adjusted to produce one more adjusted priority values. The instruction interleave rule is then enforced according to the adjusted priority value or values together with any base input processing priority values that have not been subject to adjustment.
REFERENCES:
patent: 4642756 (1987-02-01), Sherrod
patent: 6073159 (2000-06-01), Emer et al.
patent: 6076157 (2000-06-01), Borkenhagen et al.
patent: 6212544 (2001-04-01), Borkenhagen et al.
patent: 6341347 (2002-01-01), Joy et al.
patent: 6658447 (2003-12-01), Cota-Robles
patent: 6981261 (2005-12-01), Kalafatis et al.
patent: 2001/0056456 (2001-12-01), Cota-Robles
patent: 2002/0103990 (2002-08-01), Potash
patent: 0 790 557 (1997-08-01), None
patent: 09-282184 (1997-10-01), None
patent: 10-124316 (1998-05-01), None
patent: 2000-020323 (2000-01-01), None
patent: 2001-306323 (2001-11-01), None
patent: WO 00/67113 (2000-11-01), None
patent: WO 02/067116 (2002-08-01), None
Fisk, Stuart et al. “Thread Prioritization: A Thread Scheduling Mechanism for Multiple-Context Parallel Processors.” First International Symposium of High Performance Computer Architecture (Raleigh, NC, Jan. 1995), pp. 210-221.
Utiyama et al., “Design and Implementation of Multithreaded Processor for Real-Time Operation,” Technical Report of IEICE (Mar. 22, 2000), pp. 29-36, vol. 99(725).
Snavely et al., “Symbiotic Jobscheduling with Priorities for a Simultaneous Multithreading Processor,” SIGMETRICS Conf. Measurement and Modeling of C.S. (Jun. 2002), pp. 66-76.
Kalla Ronald Nick
Pham Minh Michelle Quy
Sinharoy Balaram
Ward, III John Wesley
Bullock, Jr Lewis A.
Culbertson Russell D.
International Business Machines - Corporation
Salys Casimer K.
The Culbertson Group P.C.
LandOfFree
Apparatus and method for adjusting instruction thread... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for adjusting instruction thread..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for adjusting instruction thread... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2769188