Apparatus and method for address selection

Details Apparatus and method for address selection Apparatus and method for address selection

2006-05-16

2006-05-16

Dinh, Son T. (Department: 2824)

Static information storage and retrieval

Addressing

Byte or page addressing

C365S230030, C365S230080, C365S233100, C365S233500

Reexamination Certificate

active

07046580

ABSTRACT:
An apparatus for address selection including a first storage element and a second storage element coupled to an input bus. The first storage element stores a first address segment and the second storage element stores a second address segment upon the receipt of respective complementary clock signals. An internal address bus propagates the address segments together.

REFERENCES:
patent: 5675549 (1997-10-01), Ong et al.
patent: 5835970 (1998-11-01), Landry et al.
patent: 5875472 (1999-02-01), Bauman et al.
patent: 6005814 (1999-12-01), Mulholland et al.
patent: 6262937 (2001-07-01), Arcoleo et al.
patent: 6288948 (2001-09-01), Lutley et al.
patent: 6385128 (2002-05-01), Arcoleo et al.
patent: 6404682 (2002-06-01), Lutley et al.
patent: 6480406 (2002-11-01), Jin et al.
patent: 6510483 (2003-01-01), Rezeanu et al.
patent: 6640266 (2003-10-01), Arcoleo et al.
patent: 6721202 (2004-04-01), Roge et al.
patent: 6789180 (2004-09-01), Rezeanu et al.
patent: 6889267 (2005-05-01), Duresky et al.
Cypress Preliminary CY7C1305AV25, CY7C1307AV25, 18-Mbit Burst of 4 Pipelined SRAM with QDR™ Architecture, Cypress Semiconductor Corporation, San Jose, CA, Document #: 38-05496, Rev. *A, Revised Jun. 1, 2004, 21 pages.
Cypress Preliminary CY7C1311AV18, CY7C1313AV18, CY7C1315AV18, 18-Mb QDR™-II SRAM 4-Word Burst Architecture, Cypress Semiconductor Corporation, San Jose, CA, Document #: 38-05498, Rev. *A, Revised Jun. 1, 2004, 22 pages.
Cypress Advance Inforamtion, QDR™ II SRAM: A Design Guide, Cypress Semiconductor Corporation, San Jose, CA, Jun. 12, 2002, 6 pages, © Cypress Semiconductor Corporation, 2002.
Cypress, Quad Data Rate™ (QDR™) SRAM Clocking Scheme, Cypress Semiconductor Corporation, San Jose, CA, Feb. 16, 2000, 2 pages, © Cypress Semiconductor Corporation, 2000.
Cypress Understanding Burst Modes in Synchronous SRAMs, Cypress Semiconductor Corporation, San Jose, CA, Jun. 30, 1999, 2 pages, © Cypress Semiconductor Corporation, 1999.

Affiliated with

Also associated with

Rating

Apparatus and method for address selection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for address selection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for address selection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3651200