Electrical computers and digital processing systems: processing – Processing control – Branching
Patent
1996-05-07
2000-07-18
Maung, Zarini
Electrical computers and digital processing systems: processing
Processing control
Branching
712205, 712207, 712234, 712235, 711150, 711152, 711167, 711169, 710 22, 710 23, G06F 1300
Patent
active
060921862
ABSTRACT:
The present invention minimizes unneeded memory accesses by providing a digital processor having control circuit for terminating on-going memory accesses, and by a data transfer circuit that allow jump instructions to be detected sooner in the decode unit. The digital processor includes a decode unit, fetch unit and a memory controller. When the decode unit of the present invention processor determines that a discontinuity must occur in the instruction fetch sequence, it asserts a "jump taken" signal to the fetch unit to indicate that any pre-fetched instruction codes are to be discarded and that fetching is to resume at a new fetch program counter (FPC) value. If the fetch unit is currently stalled because of an outstanding request to the memory controller unit, then the fetch unit asserts an "abort" signal to the memory controller. The memory controller unit interprets the abort signal to mean that the current memory access activity is to be terminated as soon as possible, such that aborting the current operation does not corrupt the stored content of the memory element. In addition to the abort signal, the memory controller unit may assert A "partial-done" signal that informs the fetch unit that some fraction of the current request has been completed. The size of the fractional data made available to the fetch unit will correspond to some size or alignment criteria such that the fetch unit may then be able to forward one instruction code to the decode unit. If the forwarded instruction is a "taken" jump, then the decode unit will be able to abort the current fetch request sooner than if it had to wait for the full request to be satisfied.
REFERENCES:
patent: 4450519 (1984-05-01), Gutag et al.
patent: 4682284 (1987-07-01), Schrofer
patent: 4703420 (1987-10-01), Irwin
patent: 4742451 (1988-05-01), Bruckert et al.
patent: 4742454 (1988-05-01), Robinson et al.
patent: 4763253 (1988-08-01), Bluhm et al.
patent: 4791557 (1988-12-01), Angel et al.
patent: 4796175 (1989-01-01), Matsuo et al.
patent: 4910657 (1990-03-01), Yoshida
patent: 5099419 (1992-03-01), Nomura
patent: 5155818 (1992-10-01), Stein et al.
patent: 5210867 (1993-05-01), Barlow et al.
patent: 5479616 (1995-12-01), Garibay, Jr. et al.
patent: 5515521 (1996-05-01), Whitted, III et al.
patent: 5537559 (1996-07-01), Kane et al.
patent: 5561814 (1996-10-01), Glew et al.
patent: 5564028 (1996-10-01), Swoboda et al.
patent: 5606675 (1997-02-01), Sakamura et al.
patent: 5623615 (1997-04-01), Salem et al.
patent: 5634103 (1997-05-01), Dietz et al.
patent: 5634136 (1997-05-01), Oshima et al.
patent: 5701433 (1997-12-01), Moriarty et al.
patent: 5706466 (1998-01-01), Dockser
patent: 5724566 (1998-03-01), Swoboda
Betker Michael Richard
Little Trevor Edward
Lucent Technologies - Inc.
Maung Zarini
Najjar Saleh
LandOfFree
Apparatus and method for aborting un-needed instruction fetches does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for aborting un-needed instruction fetches , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for aborting un-needed instruction fetches will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2049184