Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2008-08-13
2011-11-15
Bradley, Matthew (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S109000, C711S131000, C711S149000, C711S150000, C711S151000, C365S230050, C365S230080
Reexamination Certificate
active
08060721
ABSTRACT:
A method of and apparatus for arbitrating a memory access conflict to a memory array. The apparatus may include selection logic coupled with a plurality of ports and a memory array to arbitrate among a plurality of contending memory access requests and to conditionally block write data from accessing the memory array when write data arrives late in time.
REFERENCES:
patent: 4967398 (1990-10-01), Jamoua et al.
patent: 5274774 (1993-12-01), Manber et al.
patent: 5398211 (1995-03-01), Willenz et al.
patent: 5557768 (1996-09-01), Braceras et al.
patent: 5748968 (1998-05-01), Nally et al.
patent: 5768211 (1998-06-01), Jones et al.
patent: 6078527 (2000-06-01), Roth et al.
patent: 6094532 (2000-07-01), Acton et al.
patent: 6167487 (2000-12-01), Camacho et al.
patent: 6360307 (2002-03-01), Raftery et al.
patent: 6388939 (2002-05-01), Manapat et al.
patent: 6532524 (2003-03-01), Fan et al.
patent: 6598178 (2003-07-01), Yee et al.
patent: 6717834 (2004-04-01), Zagorianakos et al.
patent: 6934824 (2005-08-01), Woo et al.
Ken-ichi Endo, Tsuneo Matsumura, Junzo Yamada, “Pipelined, Time-Sharing Access Technique for an Integrated Multiport Memory”, IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991.
Bradley Matthew
Cypress Semiconductor Corporation
Parikh Kalpit
LandOfFree
Apparatus and method for a synchronous multi-port memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for a synchronous multi-port memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for a synchronous multi-port memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4278208