Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2000-12-13
2004-11-30
Rinehart, Mark H. (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S316000, C710S008000, C712S010000
Reexamination Certificate
active
06826645
ABSTRACT:
FIELD OF THE INVENTION
This invention generally relates to changing the number of ports linked between a device and a processor. More particularly this invention relates to an apparatus and method capable of changing the number of ports linked between a device and a processor without changing the architecture in the processor.
BACKGROUND OF THE INVENTION
Joining several processors in parallel increases processing capacity. Typically, any number from two to eight processors may be joined in parallel. Generally, multiple parallel processors are joined together on a shared bus.
FIG. 1
illustrates a four processor (4P) architecture used in conjunction with a shared bus. Four processors, Processor
1
, Processor
2
, Processor
3
, and Processor
4
, connect to a shared bus, which in turn connects to the Northbridge chipset. The Northbridge chipset further connects to the Southbridge chipset and external memory. For example, a Pentium™ processor may employ the shared bus architecture illustrated in FIG.
1
. However, a point-to point architecture, typically, provides a higher bandwidth than does a shared bus architecture.
In a shared bus architecture, multiple devices all share the same bus and must follow an order and protocol to use the bus. In contrast, a point-to-point bus architecture provides an uninterrupted connection between two separate devices. Thus, in general, a point-to-point bus creates a higher bandwidth between two separate devices. A higher bandwidth can have the beneficial effect of yielding an increased performance from a single processor or group of processors. For example, if a 48-bit connection exists between two devices, then transactions occur between the two devices three times faster than if only a 16-bit connection exists between the two devices. However, a point-to-point bus architecture may have a disadvantage because the architecture provides an uninterrupted connection between two separate devices. Thus, if at any given time, light transfers of information occur between the two devices, then the excess bandwidth capacity is essentially wasted.
For example, if a customer is using his or her computer system to run both a workstation application and a server application, then the customer may not be achieving peak performance from the hardware in his computer system. In a server application a heavy exchange of information occurs between processors. Thus, the manufacturer may create a high bandwidth connection between each processor in the system. Yet, if for example a customer wants to use a computer system for an application, which involves a heavy exchange of information between each processor and a chipset, such as a workstation application, then the manufacturer creates a high bandwidth connection between each processor and the chip in the system. However, if the customer has a computer system which has a high bandwidth connection between the processor(s) and the chipset, but chooses to currently run a server application on this system, then the customer may suffer poor performance from the server application and waste the excess bandwidth between the chipset and processor(s).
Further, manufacturers may build different versions of a processor: to optimally service either a work station or a server; or to perform satisfactorily for most work station or server applications. Typically, a processor is hardwired to the other processors and components, such as chipsets, in the system. A manufacturer may create a high bandwidth connection between two processors or a processor and a chipset by dedicating a number of port establishing the connection between these two devices. The manufacturer creates the chip with an expectation that a hardwire connection to exist between the two devices. The manufacturer presets the processing component of the processor to know that these ports are dedicated between the two devices.
REFERENCES:
patent: 5166674 (1992-11-01), Baum et al.
patent: 5386466 (1995-01-01), Bales et al.
patent: 5608446 (1997-03-01), Carr et al.
patent: 5828865 (1998-10-01), Bell
patent: 5959995 (1999-09-01), Wicki et al.
patent: 6061510 (2000-05-01), Klein et al.
patent: 6148356 (2000-11-01), Archer et al.
patent: 6151689 (2000-11-01), Garcia et al.
patent: 6278695 (2001-08-01), Christensen et al.
patent: 6321269 (2001-11-01), Walker
patent: 6337877 (2002-01-01), Cole et al.
patent: 6449273 (2002-09-01), Jennings, III
patent: 6535939 (2003-03-01), Arimilli et al.
patent: 6654909 (2003-11-01), Quach et al.
patent: 6675248 (2004-01-01), Olarig et al.
patent: 6675266 (2004-01-01), Quach et al.
patent: 2002/0133620 (2002-09-01), Krause
patent: 0 373 299 (1990-06-01), None
patent: PCT/US 01/43638 (2001-11-01), None
M. Feridun et al., “Implementing OSI Agent/Managers for TMN”, IEEE Communications Magazine, Sep. 1996, pp. 62-67.
Lakshmi Raman, ADC Telecommunications, “OSI Systems and Network Management”, IEEE Communications Magazine, Mar. 1998, pp.46-53.
Hideki Murayama et al., “A Study of High-Performance Communication Mechanism for Multicomputer Systems”, 1996 IEEE, Proceedings of IPPS 1996, pp. 76-83.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Rinehart Mark H.
Vu Trisha
LandOfFree
Apparatus and a method to provide higher bandwidth or... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and a method to provide higher bandwidth or..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and a method to provide higher bandwidth or... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3354871