Annotating timing information for a circuit design for...

Details Annotating timing information for a circuit design for... Annotating timing information for a circuit design for...

2006-01-17

2008-09-02

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C703S019000

Reexamination Certificate

active

07421675

ABSTRACT:
A method of annotating timing information for a circuit design for performing timing analysis can include determining minimum and maximum clock path delays for registers of a circuit design and computing a difference between the maximum clock path delay and the minimum clock path delay for a destination register of the circuit design. The method further can include adjusting a register timing parameter for the destination register according to the difference and performing a timing verification on the destination register using the adjusted register timing parameter.

REFERENCES:
patent: 5517658 (1996-05-01), Gluss et al.
patent: 6480817 (2002-11-01), Peters et al.
patent: 6487701 (2002-11-01), Dean et al.
patent: 6557150 (2003-04-01), Honmura et al.
patent: 6611948 (2003-08-01), Tyler et al.
patent: 6857110 (2005-02-01), Rupp et al.
patent: 2003/0014724 (2003-01-01), Kojima et al.
patent: 2003/0110462 (2003-06-01), Cohn et al.
patent: 2005/0268266 (2005-12-01), Bowers et al.
patent: 2006/0066317 (2006-03-01), Koch et al.
patent: 2006/0230373 (2006-10-01), Dirks et al.
patent: 2007/0011527 (2007-01-01), Goswami et al.
patent: 2007/0089076 (2007-04-01), Amatangelo
U.S. Appl. No. 12/047,502 by Lujan et al.; filed on Mar. 13, 2008. Xilinx, Inc., 2100 Logic Dr., San Jose, CA 95124
U.S. Appl. No. 11/433,127 by Campbell et al.; filed on May 12, 2006. Xilinx, Inc., 2100 Logic Dr., San Jose, CA 95124

Affiliated with

Also associated with

Rating

Annotating timing information for a circuit design for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Annotating timing information for a circuit design for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Annotating timing information for a circuit design for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3969255