Analyzing substrate noise

Details Analyzing substrate noise Analyzing substrate noise

2007-07-17

2007-07-17

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

11058900

ABSTRACT:
In one embodiment, a method for analyzing substrate noise includes applying a static timing analysis (STA) algorithm to a description of a digital circuit. Application of the STA algorithm generates timing information on one or more gates in the digital circuit. The method also includes applying a current waveform generation (CWG) algorithm to the description of the digital circuit, the timing information on one or more gates in the digital circuit, and a description of switching activity in the digital circuit. Application of the CWG algorithm generates a current waveform. The method also includes generating a reduced model (RM) of the digital circuit for simulation according to the description of the digital circuit, the current waveform, and a model of a package associated with the digital circuit. Simulation of the RM of the digital circuit generates an indication of noise in a substrate associated with the digital circuit.

REFERENCES:
patent: 6690066 (2004-02-01), Lin et al.
patent: 6941258 (2005-09-01), Van Heijningen et al.
patent: 7039536 (2006-05-01), Nagata et al.
patent: 2005/0005254 (2005-01-01), Hirano et al.
Badaroglu et al., High-level Simulation of Substrate Noise Generation from Large Digital Circuits with Multiple Supplies, 2001, IEEE, pp. 326-330.
Murgai et al., Sensitivity-based Modelling and Methodology for Full-Chip Substrate Noise analysis, 2004, IEEE, pp. 610-615.
Albuquerque et al., “Evaluation of Substrate Noise in CMOS and Low-Power Logic Cells,” ISCAS, Conference Proceedings, vol. IV, 6 pages, 2001.
Badaroglu et al., “High-Level Simulation of Substrate Nosie Generation from Large Digital Circuits with Multiple Supplies,” IEEE 2001, pp. 326-330.
Braire et al., “Principles of Substrate Crosstalk Generation in CMOS Circuits,” TRANSCAD, vol. 19, No. 6, Jun. 2000.
Charbon et al., “Modeling Digital Substrate Noise Injection in Mixed-Signal IC's,” TRANSCAD, vol. 18, No. 3, Mar. 1999.
Heijningen et al., “High-Level Simulation of Substrate Noise Generation Including Power Supply Noise Coupling,” DAC, 2000.
Heijningen et al., “Substrate Noise Generation in Complex Digital Systems: Efficient Modeling and Simulation Methodology and Experimental Verification,” IEEE JSSC, vol. 37, No. 8, Aug. 2002.
Heijningen et al., “Modeling of Digital Substrate Noise Generation and Experimental Verification Using a Novel Substrate Noise Sensor”, 1993.
Murgai et al., “Sensitivity-Based Modeling and Methodology for Full-Chip Substrate Noise Analysis,” DATE, 2004.
Nagata et al., “Modeling Substrate Noise Generation in CMOS Digital Integrated Circuits,” CICC, 2002.
Nagata et al., “Substrate Noise Analysis with Compact Digital Noise Injection and Substrate Models,” Int'l Conf. on VLSI Design, 2002.
Nagata et al., “Measurements and Analyses of Substrate Noise Waveform in Mixed-Signal IC Environment,” TRANSCAD, vol. 19, No. 6, Jun. 2000.
Nagata et al., Effects of Power-Supply Parasitic Components on Substrate Noise Generation in Large-Scale Digital Circuits, Symp. on VLSI Circuits, Digest of Technical Papers, 2001.
Nardi et al., “A Methodology for the Computation of an Upper Bound on Noise Current Spectrum of CMOS Switching Activity,” ICCAD, pp. 778-785, Nov. 2003.
Ozis et al., “An Efficient Modeling Approach for Substrate Noise Coupling Analysis,” ISCAS, pp. 237-240, 2002.
Samavedam et al., “A Scalable Substrate Noise Coupling Model for Design of Mixed-Signal IC's”, IEEE JSSC, vol. 35, No. 6, Jun. 2000.
Verghese et al., “Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits,” Kluwer Academic Publishers, 1995.
Zanella et al, “Modeling of Substrate Noise Injected by Digital Libraries,” ISQED, pp. 448-492, 2001.
Zinzius et al., “Evaluation of the Substrate Noise Effect on Analog Circuits in Mixed-Signal Designs,” Southwest Symp. on mixed-signal designs, pp. 131-134, 2000.

Affiliated with

Also associated with

Rating

Analyzing substrate noise does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Analyzing substrate noise, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analyzing substrate noise will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3761501