Analog-to-digital converter that preseeds memory with...

Details Analog-to-digital converter that preseeds memory with... Analog-to-digital converter that preseeds memory with...

1998-02-06

2004-03-02

Gaffin, Jeffrey (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Peripheral adapting

C710S022000, C710S026000, C710S028000, C341S050000, C341S141000

Reexamination Certificate

active

06701395

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to an analog-to-digital converter (ADC) with direct memory access (DMA) and in particular to an integrated circuit including an ADC with DMA.
BACKGROUND OF THE INVENTION
As conversion times of ADCs reduce, increasing burdens are placed on processor time. In the preferred embodiment described below, for example, the conversion time of the ADC is 5 microseconds with the result that during continuous conversion (where the ADC immediately commences a new conversion after completing the previous conversion) the ADC is providing new conversion results at a rate of 200 KHz. For a typical microcontroller operating at 12 MHZ, dealing with conversion results at this rate may under prior art schemes, be an almost full time task. Conventionally, two possible methods of processing conversion results have been used.
Firstly, the conversion results may be processed by an interrupt routine. In this method, the ADC interrupts the microcontroller after each conversion. The microcontroller enters an interrupt service routine which reads the conversion results and stores them in memory. It will be appreciated that when the processing overheads associated with servicing an interrupt routine are taken into account, and bearing in mind that the microcontroller may need to read and write several words of data to store the full resolution of the conversion result, that very little (if any) processor time is available for the microcontroller to perform any other tasks.
Secondly, an alternative method is to cause the microcontroller to continuously poll a busy bit that busy bit being used by the ADC to indicate when a conversion is complete. It will be appreciated that the polling of the busy bit frequently enough not significantly to slow the continuous conversion rate of the ADC, places a considerable processing burden on the microcontroller. Thus, in common with the first method above, very little (if any) processing time is left for the microcontroller to perform other tasks.
Thus in the prior art techniques, the conversion rate of an ADC has been limited by the processing speed of an associated microcontroller.
SUMMARY OF THE INVENTION
In a first aspect, the present invention comprises an integrated circuit including a DMA controller, an ADC having a plurality of conversion channels, and address and data ports for connection to external memory means, the DMA controller being arranged to read a channel id from the memory means using the address and data ports which channel id is representative of one of the said conversion channels, to pass the read channel id to the ADC, to cause the ADC to perform an analog-to-digital-conversion on the conversion channel represented by the channel id, to receive the conversion result from the ADC and to write the conversion result back to the memory means using the address and data ports.
Thus by interacting with the DMA controller, a microcontroller may be relieved of the burden of storing ADC conversion results in the external memory means. Typically, the interaction will be performed via flags typically in a dedicated special function riser (SFR).
The DMA controller typically is implemented in the form of a state machine.
A particularly useful feature of the claimed invention is the ability to select channels of a multi-channel ADC without processor intervention. If the conversion results are written back to the same address in the memory means from which the channel id associated with that conversion result was read without corrupting the channel id stored at that address, the DMA controller may usefully be set to run through the same addresses to perform conversions on the same channels an unlimited number of times without requiring the microcontroller to write new channel ids to external memory before each continuous conversion occurs.
It will be appreciated that the term address is used to refer to a “word” address. For example, in the preferred embodiment described below, the microcontroller has only an 8 bit data bus. The conversion result is, however, of 12 bits. Thus the conversion result spans 2 bytes and to read this word address the microcontroller must actually read 2 byte addresses. A consequence of this also in the preferred embodiment is that channel ids are written to alternate byte addresses before continuous conversion commences.
According to a first method aspect of the present invention, a method of performing a plurality of analog-to-digital conversions using an integrated circuit connected to memory means and having an ADC including a plurality of conversion channels and a DMA controller comprises pre-seeding the memory means with a predetermined sequence of channel ids each representative of a respective conversion channel, reading a first of the channel ids from the memory means, performing an analog-to-digital conversion on one of the plurality of conversion channels, the channel being selected according to a read channel id, writing the conversion result back to the memory means repeating the reading step with a subsequent channel id until the channel id is representative of an end instruction.
According to a further aspect, an integrated circuit includes a microcontroller having an output port, an address valid output line, a latch coupled to the output port, and a latch control line coupled to the latch control of the latch, the microcontroller being operable to present a first range of address bits at its output port to activate the latch control fine to cause the latch to latch the first range of bits, to present a second range of address bits it its output port and to activate the address valid line to indicate that the combination of the first and second ranges present on the latch outputs and the output port respectively, are valid.
In this way, with the inclusion of a minimal amount of additional hardware, a microcontroller having for example an 8 bit data or address bus may have the bit-width of that bus expanded. The output port may also output data first (which is latched) and then an address or vice versa.


REFERENCES:
patent: 4272760 (1981-06-01), Prazek et al.
patent: 4476531 (1984-10-01), Marino et al.
patent: 5111425 (1992-05-01), Takeuchi et al.
patent: 5212795 (1993-05-01), Hendry
patent: 5224070 (1993-06-01), Fandrich et al.
patent: 5242848 (1993-09-01), Yeh
patent: 5313618 (1994-05-01), Pawloski
patent: 5375218 (1994-12-01), Umeda
patent: 5375228 (1994-12-01), Leary et al.
patent: 5390317 (1995-02-01), Weiss et al.
patent: 5426769 (1995-06-01), Pawloski
patent: 5467200 (1995-11-01), Ohsawa et al.
patent: 5483239 (1996-01-01), Arczynski et al.
patent: 5488688 (1996-01-01), Gonzales et al.
patent: 5504684 (1996-04-01), Lau et al.
patent: 5515320 (1996-05-01), Miwa
patent: 5535357 (1996-07-01), Moran et al.
patent: 5581695 (1996-12-01), Knoke et al.
patent: 5627784 (1997-05-01), Roohparvar
patent: 5630164 (1997-05-01), Williams et al.
patent: 5651128 (1997-07-01), Gaultier
patent: 5686917 (1997-11-01), Odom et al.
patent: 5752077 (1998-05-01), Yiu et al.
patent: 5758059 (1998-05-01), Alexander
patent: 5767729 (1998-06-01), Song
patent: 5768194 (1998-06-01), Matsubara et al.
patent: 5781750 (1998-07-01), Blomgren et al.
patent: 5784284 (1998-07-01), Taraki
patent: 5796139 (1998-08-01), Fukase
patent: 5805865 (1998-09-01), Mimura et al.
patent: 5835788 (1998-11-01), Blumer et al.
patent: 5848026 (1998-12-01), Ramamurthy et al.
patent: 5857094 (1999-01-01), Nemirovsky
patent: 5862073 (1999-01-01), Yeh et al.
patent: 5862148 (1999-01-01), Typaldos et al.
patent: 5872954 (1999-02-01), Matsushita
patent: 5873112 (1999-02-01), Norman
patent: 5889480 (1999-03-01), Kim
patent: 5898862 (1999-04-01), Vajapey
patent: 5900008 (1999-05-01), Akao et al.
patent: 5901330 (1999-05-01), Sun et al.
patent: 5937423 (1999-08-01), Robinson
patent: 5953255 (1999-09-01), Lee
patent: 5954813 (1999-09-01), Mann et al.
patent: 5956277 (1999-09-01), Roohparvar
patent: 5963473 (1999-10-01), Norman
patent: 5974015 (1999-10-01), Iizuka et al.
patent: 5989960 (1999-11-01), Fukase
patent: 6009496 (

Affiliated with

Also associated with

Rating

Analog-to-digital converter that preseeds memory with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Analog-to-digital converter that preseeds memory with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog-to-digital converter that preseeds memory with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3235613