Analog integrated circuit layout design

Details Analog integrated circuit layout design Analog integrated circuit layout design

2006-11-21

2006-11-21

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07139987

ABSTRACT:
In an automated integrated circuit design, if the performances of a layout of circuit devices are not within predetermined tolerances of performance specifications, at least one of the circuit devices is resized or repositioned and an updated value of a device parameter for each resized or repositioned circuit device is determined. A difference between the initial and updated value of each device parameter is then determined and each difference is combined with a ratio formed from changes in the value of one of the device parameters and changes in the value of one of the performances affected by the device parameter. The result of this combination is then combined with the initial value of the performance to determine an updated value therefor.

REFERENCES:
patent: 5764531 (1998-06-01), Kojima et al.
patent: 5926397 (1999-07-01), Yamanouchi
patent: 6230304 (2001-05-01), Groeneveld et al.
patent: 6425110 (2002-07-01), Hathaway et al.
R. Harjani, R.A. Rutenbar and L.R. Carley, “Oasyss: A Framework for Analog Circuit Synthesis”, IEEE Transactions on Computer-Aided Design, vol. 8, No. 12, pp. 1247-1266, (Dec. 1989).
M.G.R. Degrauwe, O. Nys, E. Dijkstra, J. Rigmenants, S. Bitz, B.L.A.G. Goffart, E.A. Vittoz, S. Cserveny, C. Meixenberger, G. Van Der Stappen, and H. J. Oguey, “IDAC: An Interactive Design Tool for Analog CMOS Circuits”, IEEE Journal of Solid State Circuits, vol. Sc-22, No. 6, pp. 1106-1166, (Dec. 1987).
H.Y. Koh, C.H. Sequin and R.R. Gray, “OPASYN: A Compiler for CMOS Operational Amplifiers”, IEEE Transactions on Computer Aided Design, vol. 9, No. 2, pp. 113-125 (Feb. 1990).
E. Ochotta, L.R. Carley and R.A. Rutenbar, “Analog Circuit Synthesis for Large, Realistic Cells: Designing a Pipelined A/D Converter with ASTRX/OBLX”, in Proc., IEEE Custom Integrated Circuit Conference, pp. 365-368, (1994).
R. Phelps, M. Krasnicki, R.A. Rutenbar, L.R. Carley and J.R. Hellums, “A Case Study of Synthesis for Industrial-Scale Analog IP: Redesign of the Equalizer/Filter Frontend for an ADSL CODEC”, ACM/IEEE Design Automation Conference, pp. 1-6 (Jun. 2000).
G.G.E. GIELEN and R.A. Rutenbar, “Computer-Aided Design of Analog And Mixed-Signal Integrated Circuits”, Proceedings of the IEEE, vol. 88, No.12, pp. 1825-1852 (Dec. 2000).
J. Rijmenants, J.B. Litsios, T.R. Schwarz and M.G.R. Degrauwe, “ILAC: An Automated Layout Tool for Analog CMOS Circuits”, IEEE Journal of Solid State Circuits, vol. 24, No. 2, pp. 417-425, (Apr. 1989).
E. Felt, E. Malavasi, E. Charbon, R. Totaro and A. Sangiovanni-Vincentelli, “Performance-Driven Compaction for Analog Integrated Circuits”, IEEE 1993 Custom Integrated Circuits Conference, pp. 17.3.1-17.3.5, (1993).
U. Choudhury and A. Sangiovanni-Vicentelli, “Constraint Generation for Routing Analog Circuits”, 27thACM/IEEE Design Automation Conference, pp. 561-566, (Jun. 1990).
E. Charbon, E. Malavasi, U. Choudhury, A. Casotto and A. Sangiovanni-Vicentelli, “A Constraint-Driven Placement Methodology for Analog Integrated Circuits”, IEEE 1992 Custom Integrated Circuits Conference, pp. 28.2.1-28.2.4, (May 1992).
E. Charbon, E. Malavasi, D. Pandini and A. Sangiovanni-Vincentelli, “Imposing Tight Specifications on Analog IC's Through Simultaneous Placement and Module Optimization”, IEEE 1994 Custom Integrated Circuits Conference, pp. 525-528, (May 1994).
E. Charbon, G. Holmlund, A. Sangiovanni-Vicentelli and B. Donecker, “A Performance-Driven Router for RF and Microwave Analog Circuit Design”, IEEE 1995 Custom Integrated Circuits Conference, pp. 383-386; (May 1995).
E. Malavasi and A. Sangiovanni-Vicentelli, “Area Routing for Analog Layout”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, No. 8, pp. 1186-1197, (Aug. 1993).
E. Malavasi and A. Sangiovanni-Vicentelli, “Dynamic Bound Generation for Constraint-Driven Routing”, IEEE 1995 Custom Integrated Circuits Conference, pp. 477-480, (May 1995).
P. Vancorenland, G. Van Der Plas, M. Steyaert, G. Gielen, and W. Sansen, “A Layout-Aware Synthesis Methodology for RF Circuits”, 2001 IEEE, pp. 358-362, (2001).
K. Lampaert, G. Gielen and W. Sansen, “Direct Performance-Driven Placement of Mismatch-sensitive Analog Circuits”, 32ndACM/IEEE Design Automation Conference, pp. 445-449, (Jun. 1995).
B. Arsintescu, and R.H.J.M. Otten, “Constraints Space Management for the Layout of Analog IC's”, Proc. IEEE International Conference on Computer Aided Design (1996).
J.M. Cohen, D.J. Garrod, R.A. Rutenbar and L.R. Carley, “KOAN/ANAGRAM II: New Tools For Device-Level Analog Placement and Routing”, IEEE Journal of Solid-State Circuits, vol. 26, No. 3, pp. 330-342 (Mar. 1991).
S. Mitra, S.K. Nag, R.A. Rutenbar and L.R. Carley, “System-Level Routing of Mixed-Signal ASICs in WREN”, Proc. IEEE Conference on Computer Aided Design, pp. 394-399, (Nov. 1992).
S. Mitra, R.A. Rutenbar, L.R. Carley and D. J. Allstot, “Substrate-Aware Mixed-Signal Macro-Cell Placement in Wright”, IEEE Journal of Solid-State Circuits, vol. 30, No. 3, pp. 269-278, (Mar. 1995).
G. Zhang, A. Dengi, and L.R. Carley, “Automatic Synthesis of a 2.1GHz SiGe Low Noise Amplifier”, IEEE RFIC Symposium, pp. 1-4 (Jun. 2002).

Affiliated with

Also associated with

Rating

Analog integrated circuit layout design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Analog integrated circuit layout design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog integrated circuit layout design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3621925