Analog IC placement using symmetry-islands

Details Analog IC placement using symmetry-islands Analog IC placement using symmetry-islands

2011-01-25

2011-01-25

Garbowski, Leigh Marie (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07877718

ABSTRACT:
A placement tool searches for an optimal placement for a plurality of device modules within an integrated circuit (IC) including symmetry groups formed by device modules that are to be symmetrically placed. The tool employs a hierarchical B*-tree (HB*-tree) representation of a trial placement wherein each symmetry group and each module not included in a symmetry group is represented by a separate node of the HB*-tree. Each symmetry group node maps to a symmetry island placement for the symmetry group satisfying all symmetry and other placement constraints on the symmetry group. The placement tool employs a simulated annealing technique to iteratively perturb the HB*-tree representation to produce a sequence of trial placements, and uses a cost function to evaluate the quality of each trial placement.

REFERENCES:
patent: 6550046 (2003-04-01), Balasa et al.
patent: 7093220 (2006-08-01), Fallon et al.
Wu et al., “Rectilinenar Block Placement Using B*-Trees,” ACM Transactions on Design Automation of Electronic Systems, vol. 8, No. 2, Apr. 2003, pp. 188-202.
Tam et al., “Analog Placement with Symmetry and Other Placement Constraints,” ICCAS '06, 2006 ACM, pp. 349-354.
Prieto et al., “A Performance-Driven Placement Algorithm with Simultaneous Place&Route Optimization for Analog ICs,” 1997 IEEE, pp. 389-394.
Maruvada et al., “Placement with Symmetry Constraints for Analog Layout Using Red-Black Trees,” 2003 IEEE, pp. 489-492.
Kouda et al., “Improved Method of Cell Placement with Symmetry Constraints for Analog IC Layout Design,” ISPD'06, 2006 ACM, pp. 192-199.
Lin et al., “Module placement with boundary constraints using B*-trees,” IEE Proc.—Circuits Devices Syst., vol. 149, No. 4, Aug. 2002, pp. 251-256.
Lin et al., “Placement with Symmetry Constraints for Analog Layout Design Using TCG-S,” ASP-DAC 2005, IEEE, pp. 1135-1138.
Lampaert et al., “A Performance-Driven Placement Tool for Analog Integrated Circuits,” IEEE Journal of Solid-State Circuits, vol. 30, No. 7, Jul. 1995, pp. 773-780.
Lin et al., “LAKE : A Performance-Driven Analog CMOS Cell Layout Generator,” 1994 IEEE, pp. 564-569.
Krishnamoorthy et al., “Fast Evaluation of Symmetric-Feasible Sequence-Pairs for Analog Topological Placement,” 2003 IEEE, pp. 71-74.
Balasa, “Modeling Non-Slicing Floorplans with Binary Trees,” 2000 IEEE, pp. 13-16.
Balasa, “Device-Level Placement for Analog Layout: An Opportunity for Non-Slicing Topological Representations,” 2001 IEEE, pp. 281-286.
Balasa et al., “On the Exporation of the Solution Space in Analog Placement with SYmmetry Constraints,” IEEE Trans. on CAD of ICs and Systems, vol. 23, No. 2, Feb. 2004, pp. 177-191.
Balasa et al., “Efficient Solution Space Exploration Based on Segment Trees in Analog Placement with Symmetry Constraints,” 2002 IEEE, pp. 497-502.
Lin et al., “Analog Placement Based on Novel Symmetry-Island Formulation,” DAC '07, pp. 465-470.
Chang et al, “B*-Trees: A New Representation for Non-Slicing Floorplans,” Department of Computer and Information Science, National Chiao Tung University, Hsinchu 300, Taiwan, 2000, 6 pages.

Affiliated with

Also associated with

Rating

Analog IC placement using symmetry-islands does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Analog IC placement using symmetry-islands, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog IC placement using symmetry-islands will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2730499