Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-03-28
2006-03-28
Padmanabhan, Mano (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S100000, C711S122000, C711S125000
Reexamination Certificate
active
07020745
ABSTRACT:
A secondary cache controller, a method of operating a secondary cache and a secondary cache incorporating the controller or the method. In one embodiment, the controller includes: (1) configuration registers that allow at least one cacheable memory range to be defined and (2) a standard bus interface that cooperates with the configuration registers to allow the secondary cache controller to operate in: (2a) a configuration mode in which values are written to the configuration registers via only the standard bus interface to define the at least one cacheable memory range and (2b) an operating mode in which the values govern operation of the secondary cache controller absent external cache control instructions.
REFERENCES:
patent: 6829692 (2004-12-01), Schmisseur et al.
Kedem Rafael
Singh Balraj
Hitt Gaines P.C.
LSI Logic Corporation
Namazi Mehdi
Padmanabhan Mano
LandOfFree
AMBA-based secondary cache controller and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with AMBA-based secondary cache controller and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and AMBA-based secondary cache controller and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3611386