Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2001-08-23
2003-09-16
Smith, Matthew (Department: 2825)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S618000, C438S622000, C438S640000, C438S652000, C438S653000, C438S687000
Reexamination Certificate
active
06620727
ABSTRACT:
FIELD OF THE INVENTION
The invention is generally related to the field of forming semiconductor devices and more specifically to hardmasks for dielectric etches, such as those used in forming copper interconnects.
BACKGROUND OF THE INVENTION
As semiconductor devices become more and more dense, it becomes more and more difficult to pattern the increasingly smaller geometries. This is especially true when forming dual damascene copper interconnects. In dual damascene copper interconnects, the dielectric is formed first. Interconnects are formed by etching the dielectric and then filling with appropriate barrier materials and copper. A trench is etched in an upper dielectric and a via is etched through a lower dielectric. The filled trench forms the interconnect lines/structures and filled vias provide connection to lower interconnect layers.
Vias and trenches typically have high aspect ratios. It can be difficult to etch high aspect ratio structures. One problem that occurs is that the pattern used for an etch tends to erode during the etch. An eroding pattern causes unacceptably high critical dimension (CD) variation.
SUMMARY OF THE INVENTION
The invention uses an aluminum hardmask for etching a dielectric layer. The aluminum hardmask is able to withstand the dielectric etch without etching.
An advantage of the invention is providing a method for patterning a dielectric layer with improved CD control.
This and other advantages will be apparent to those of ordinary skill in the art having reference to the specification in conjunction with the drawings.
REFERENCES:
patent: 4396458 (1983-08-01), Platter et al.
patent: 5562801 (1996-10-01), Nulty
patent: 6074946 (2000-06-01), Ouellet et al.
patent: 6083822 (2000-07-01), Lee
patent: 6100184 (2000-08-01), Zhao et al.
patent: 6169029 (2001-01-01), Yang
patent: 6303459 (2001-10-01), Chen
patent: 6337269 (2002-01-01), Huang et al.
patent: 6350700 (2002-02-01), Schinella et al.
patent: 6383913 (2002-05-01), Tsai et al.
patent: 6440853 (2002-08-01), Allada et al.
patent: 6455417 (2002-09-01), Bao et al.
patent: 6465340 (2002-10-01), Wang et al.
patent: 6475905 (2002-11-01), Subramanian et al.
patent: 6475929 (2002-11-01), Garbriel et al.
patent: 6486059 (2002-11-01), Lee et al.
patent: 6489233 (2002-12-01), Chooi et al.
patent: 6492270 (2002-12-01), Lou
patent: 6503830 (2003-01-01), Miyata
patent: 2001/0029105 (2001-10-01), Seta et al.
patent: 0 260 201 (1988-03-01), None
patent: 0 855 737 (1998-07-01), None
patent: 1 033 745 (2000-09-01), None
patent: 404299572 (1992-10-01), None
patent: 405136161 (1993-06-01), None
patent: 406061359 (1994-03-01), None
patent: 406112201 (1994-04-01), None
patent: 406120215a (1994-04-01), None
Brady III W. James
Garner Jacqueline J.
Luu Chuong A
Smith Matthew
Telecky , Jr. Frederick J.
LandOfFree
Aluminum hardmask for dielectric etch does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Aluminum hardmask for dielectric etch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Aluminum hardmask for dielectric etch will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3096328