Semiconductor device manufacturing: process – Making passive device – Trench capacitor
Patent
1998-06-22
2000-12-26
Smith, Matthew
Semiconductor device manufacturing: process
Making passive device
Trench capacitor
438244, 438655, H01L 2120
Patent
active
061658634
ABSTRACT:
An aluminum interconnect which extends adjacent to and is insulated from a stacked capacitor structure to facilitate electrical communication between an active device region of a semiconductor substrate of a semiconductor device structure and a bit line extending above the semiconductor substrate. The aluminum interconnect is disposed within a trench and may include a metal silicide layer adjacent the active device region to form a buried metal diffusion layer. The aluminum interconnect may also include a metal nitride layer disposed between the metal silicide and aluminum. The invention also includes methods of fabricating aluminum interconnects adjacent stacked capacitor structures and semiconductor device structures which include the aluminum interconnects.
REFERENCES:
patent: 5049517 (1991-09-01), Liu et al.
patent: 5061650 (1991-10-01), Dennison et al.
patent: 5142438 (1992-08-01), Reinberg et al.
patent: 5196364 (1993-03-01), Fazan et al.
patent: 5229326 (1993-07-01), Dennison et al.
patent: 5262343 (1993-11-01), Rhodes et al.
patent: 5270241 (1993-12-01), Dennison et al.
patent: 5338700 (1994-08-01), Dennison et al.
patent: 5374579 (1994-12-01), Kuroda
patent: 5498562 (1996-03-01), Dennison et al.
patent: 5563089 (1996-10-01), Jost et al.
patent: 5604147 (1997-02-01), Fischer et al.
patent: 5605857 (1997-02-01), Jost et al.
patent: 5609511 (1997-03-01), Moriyama et al.
patent: 5614765 (1997-03-01), Avanzino et al.
patent: 5635423 (1997-06-01), Huang et al.
patent: 5643833 (1997-07-01), Tsukamoto
patent: 5651855 (1997-07-01), Dennison et al.
patent: 5702990 (1997-12-01), Jost et al.
patent: 5705838 (1998-01-01), Jost et al.
patent: 5834846 (1998-11-01), Shinriki et al.
patent: 6001729 (1999-12-01), Shinriki et al.
Tsukamoto, et al., 1997 Symposium on VLSI Technology Digest of Technical Papers ".25.mu.m W-Polycide Dual Gate and Buried Metal on Diffusion Layer (BMD) Technology for DRAM-Embedded Logic Devices" pp. 23-24.
Kauffman Ralph
Keller J. Dennis
Lee Ruojia
Lee Calvin
Micro)n Technology, Inc.
Smith Matthew
LandOfFree
Aluminum-filled self-aligned trench for stacked capacitor struct does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Aluminum-filled self-aligned trench for stacked capacitor struct, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Aluminum-filled self-aligned trench for stacked capacitor struct will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-994130