Aluminum contact structure for integrated circuits

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S751000, C257S753000, C257S763000, C257S767000, C257S768000, C257S771000

Reexamination Certificate

active

06433435

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to the formation of contacts in integrated circuits, and more specifically to a method for forming interlevel aluminum contacts.
2. Description of the Prior Art
In semiconductor integrated circuits, formation of metal interconnect layers is important to the proper operation of these devices. Metal interconnect signal lines make contact to lower conductive layers of the integrated circuit, including the surface of the silicon substrate, through vias in an insulating layer. For best operation of the device, the metal used to form the interconnect layer should completely fill the via.
Because of its physical and electrical properties, aluminum is especially suited for fabrication of metal interconnect lines in integrated circuits. However, the sputtering process used to apply aluminum thin film layers to an integrated circuit generally results in less than ideal filling of contact vias. Large aluminum grains tend to form on the upper surface of the insulating layer. Those grains which form at the edges of the contact via tend to block it before aluminum has a chance to completely fill the via. This results in voids and uneven structures within the via.
This problem is especially acute as integrated circuit devices are fabricated using smaller geometries. The smaller contacts used in these devices tend to have a larger aspect ratio (height to width ratio) than larger geometry devices, which exacerbates the aluminum filling problem.
The uneven thickness of the aluminum layer going into the via, caused by the step coverage problem just described, has an adverse impact on device functionality. If the voids in the via are large enough, contact resistance can be significantly higher than desired. In addition, the thinner regions of the aluminum layer will be subject to the well known electromigration problem. This can cause eventual open circuits at the contacts and failure of the device.
Many approaches have been used to try to ensure good metal contact to lower interconnect levels. For example, refractory metal layers have been used in conjunction with the aluminum interconnect layer to improve conduction through a via. Sloped via sidewalls have been used to improve metal filling in the via. The use of sloped sidewalls is becoming less common as device sizes shrink because the sloped sidewalls consume too much area on a chip.
Even with these techniques, the problems of completely filling a via with aluminum are not solved. In part this is because aluminum is deposited at temperatures which tend to encourage fairly large grain sizes. Voids and other irregularities within the contact continue to be problems with current technologies.
One technique which has been proposed to overcome the via filling problem is to deposit the aluminum interconnect layers at a temperature between 500° C. and 550° C. At these temperatures, the liquidity of the aluminum is increased, allowing it to flow down into the vias and fill them. This technique is described, for example, in DEVELOPMENT OF A PLANARIZED Al—Si CONTACT FILLING TECHNOLOGY, H. Ono et al, June 1990 VMIC Conference proceedings, pages 76-82. This reference teaches that temperatures below 500° C. and above 550° C. result in degraded metal filling of contact vias. It is believed that use of such a technique still suffers from problems caused by large grain sizes.
Another technique for improving metal contact step coverage is described in U.S. Pat. No. 5,108,951 issued to Chen et al, entitled METHOD FOR FORMING A METAL CONTACT. This patent describes a technique for depositing aluminum at low deposition rates within a specified temperature range. The temperature is ramped up from a temperature below approximately 350° C. while aluminum is being deposited. The teachings of this patent provide for deposition of the majority of the depth of the aluminum layer at a temperature between approximately 400°-500° C. at relatively low deposition rates.
The teachings of the Chen patent provide improved step coverage deposition for aluminum contacts. However, the described technique still suffers from random voiding, which is believed to be caused by relatively large grain sizes, or initial film nucleation sites which are deposited at the temperatures described.
Many other variations to the deposition of aluminum have been proposed and used in integrated circuit devices. Until now, all have suffered to some degree from less than ideal via filling. Because of the nature of the deposition process, it appears that relatively minor modifications in the technology used to form the aluminum interconnect can have important effects on the end result. What is heretofore lacking is a complete process which adequately provides for complete aluminum fill of the contact via.
It would be desirable to provide a technique for depositing aluminum thin film layers on an integrated circuit so as to improve coverage in contact vias. It is further desirable that such a technique be compatible with current standard process flows.
SUMMARY OF THE INVENTION
Therefore, according to the present invention, a method for forming an aluminum contact through an insulating layer includes the formation of an opening. A barrier layer is formed, if necessary, over the insulating layer and in the opening. A thin refractory metal layer is then formed over the barrier layer, and aluminum deposited over the refractory metal layer. Proper selection of the refractory metal layer and aluminum deposition conditions allows the aluminum to flow into the contact and completely fill it. Preferably, the aluminum is deposited over the refractory metal layer without breaking vacuum.


REFERENCES:
patent: 3158504 (1964-11-01), Anderson
patent: 3900598 (1975-08-01), Hall et al.
patent: 4436582 (1984-03-01), Saxena
patent: 4502209 (1985-03-01), Eizenberg et al.
patent: 4566177 (1986-01-01), van de Ven et al.
patent: 4592802 (1986-06-01), Deleonibus et al.
patent: 4661228 (1987-04-01), Mintz
patent: 4756810 (1988-07-01), Lamont, Jr. et al.
patent: 4758533 (1988-07-01), Magee et al.
patent: 4772571 (1988-09-01), Scovell et al.
patent: 4837183 (1989-06-01), Polito et al.
patent: 4892844 (1990-01-01), Cheung et al.
patent: 4944961 (1990-07-01), Lu et al.
patent: 4970176 (1990-11-01), Tracy et al.
patent: 4975389 (1990-12-01), Ryan et al.
patent: 4988423 (1991-01-01), Yamamoto et al.
patent: 4994162 (1991-02-01), Armstrong et al.
patent: 5106781 (1992-04-01), Penning de Vries
patent: 5108570 (1992-04-01), Wang
patent: 5108951 (1992-04-01), Chen et al.
patent: 6242811 (2001-06-01), Chen et al.
patent: 0 107 259 (1984-05-01), None
patent: 0 132 720 (1985-02-01), None
patent: 0 137 701 (1985-04-01), None
patent: 0 168 828 (1986-01-01), None
patent: 0 257 277 (1988-03-01), None
patent: 0 269 019 (1988-06-01), None
patent: 0 273 715 (1988-07-01), None
patent: 0 276 087 (1988-07-01), None
patent: 0 310 108 (1989-04-01), None
patent: 0 329 227 (1989-08-01), None
patent: 0 351 001 (1990-01-01), None
patent: 0 430 403 (1991-06-01), None
patent: 0 451 571 (1991-10-01), None
patent: 0 488 264 (1992-06-01), None
patent: 0 488 628 (1992-06-01), None
patent: 0 499 241 (1992-08-01), None
patent: 2 112 566 (1983-07-01), None
patent: 2 128 636 (1984-05-01), None
patent: 52 137 948 (1977-11-01), None
patent: 0 071 564 (1979-08-01), None
patent: 0 139 939 (1982-08-01), None
patent: 0 046 641 (1983-03-01), None
patent: 0 227 446 (1985-11-01), None
patent: 0 142 739 (1986-06-01), None
patent: 0 124 447 (1988-05-01), None
patent: 0 136 547 (1988-06-01), None
patent: 0 160 036 (1989-06-01), None
patent: 077 122 (1989-07-01), None
patent: 62 232 334 (1989-07-01), None
patent: 0 137 230 (1990-05-01), None
“TiN Metallization Barriers: From 1.2&mgr; to 0.35&mgr; Technology” Fabio Pintchovski and Ed Travis, Motorola, Inc., Austin, Texas, pp. 777-786, 1992 Materials Research Society.
“Development of Planarized A1-S1 Contact Filling Technology,” Hisako Ono, et al., VMIC Conference, Jun. 1990, pp. 76-82.
“Aluminum Metallization for ULSI,” Dipankar Prama

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Aluminum contact structure for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Aluminum contact structure for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Aluminum contact structure for integrated circuits will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2922993

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.