Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-04-08
2008-04-08
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C382S149000
Reexamination Certificate
active
11099834
ABSTRACT:
A system for defect simulation is provided. A defect layout generator generates a defect layout comprising a given number of spot defects of a given size. A processor first compares the defect layout and a provided circuit layout comprising a plurality of conductive regions. The processor further determines whether the spot defects are located on the conductive regions, and determines whether short-circuits and/or open circuits are caused by the spot defects in the conductive regions.
REFERENCES:
patent: 3751647 (1973-08-01), Maeder et al.
patent: 4763289 (1988-08-01), Barzilai et al.
patent: 5046109 (1991-09-01), Fujimori et al.
patent: 5581742 (1996-12-01), Lin et al.
patent: 5586058 (1996-12-01), Aloni et al.
patent: 5663569 (1997-09-01), Hayano
patent: 5808735 (1998-09-01), Lee et al.
patent: 5886909 (1999-03-01), Milor et al.
patent: 6484306 (2002-11-01), Bokor et al.
patent: 6526547 (2003-02-01), Breiner et al.
patent: 6583870 (2003-06-01), Noda
patent: 6738954 (2004-05-01), Allen et al.
patent: 6927003 (2005-08-01), Kim et al.
patent: 2003/0161525 (2003-08-01), Bruce et al.
patent: 2003/0223631 (2003-12-01), Ine
patent: 2004/0115541 (2004-06-01), Yamaguchi et al.
patent: 2005/0110997 (2005-05-01), Horie
patent: 2005/0146714 (2005-07-01), Kitamura et al.
Allan G.A, “A comparison of efficient dot throwing and shape shifting extra material critical area estimation”, Defect and Fault Tolerance in VLSI Systems, 1998. Proceedings., 1998 IEEE International Symposium on Nov. 2-4, 1998 pp. 44-52.
Fu Chung-Min
Yan Jui-Jung
Yang Ricky
Do Thuan
Levin Naum
Taiwan Semiconductor Manufacturing Co. Ltd.
Thomas Kayden Horstemeyer & Risley
LandOfFree
Alternative methodology for defect simulation and system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Alternative methodology for defect simulation and system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Alternative methodology for defect simulation and system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3936620