Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2008-03-11
2008-03-11
Estrada, Michelle (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S761000, C438S780000, C257SE23132, C257SE23134, C257SE21245, C257SE21246, C257SE21256
Reexamination Certificate
active
10877103
ABSTRACT:
A semiconductor interconnect structure includes an organic and/or photosensitive etch buffer layer disposed over a contact surface. The structure further provides an interlevel dielectric formed over the etch buffer layer. A method for forming an interconnect structure includes etching to form an opening in the interlevel dielectric, the etching operation being terminated at or above the etch buffer layer. The etch buffer layer is removed to expose the contact surface using a removal process that may include wet etching, ashing or DUV exposure followed by developing or other techniques that do not result in damage to contact surface. The contact surface may be a conductive material such as silicide, salicide or a metal alloy.
REFERENCES:
patent: 6000947 (1999-12-01), Minne et al.
patent: 6534788 (2003-03-01), Yeo et al.
patent: 6583068 (2003-06-01), Yan et al.
patent: 6831007 (2004-12-01), Kim
patent: 2001/0023121 (2001-09-01), Meijer et al.
patent: 2002/0142620 (2002-10-01), Yan et al.
patent: 2004/0157444 (2004-08-01), Chiu et al.
patent: 2004/0198066 (2004-10-01), Verhaverbeke
patent: 2004/0224526 (2004-11-01), Shoki
patent: 2004/0248420 (2004-12-01), Yun et al.
patent: 2004/0256726 (2004-12-01), Harada et al.
patent: 2005/0009342 (2005-01-01), Chen et al.
patent: 2005/0255703 (2005-11-01), Sato
patent: 2005/0277299 (2005-12-01), Le et al.
Hsu Ju-Wang
Huang Yi-Chun
Shieh Jyu-Horng
Duane Morris LLP
Estrada Michelle
Taiwan Semiconductor Manufacturing Co. Ltd.
LandOfFree
Alternative interconnect structure for semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Alternative interconnect structure for semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Alternative interconnect structure for semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3956518