Electrical computers and digital data processing systems: input/ – Interrupt processing
Reexamination Certificate
2006-11-07
2006-11-07
Perveen, Rehana (Department: 2112)
Electrical computers and digital data processing systems: input/
Interrupt processing
C710S261000, C710S262000, C710S263000, C710S264000, C710S265000, C710S266000, C710S316000, C710S317000
Reexamination Certificate
active
07133951
ABSTRACT:
A processor includes a set of general purpose registers that are used when executing generic tasks and a set of exception registers that is dedicated for servicing specific exceptions. When a task is interrupted with an asserted “fast” exception, the processor automatically diverts the exception to the dedicated exception registers using a dedicated vector. The dedicated vector and exception registers may be reserved for high priority, i.e., critical, exceptions. Because the exception registers are automatically activated for fast exceptions, there is no need to determine the priority of the exception. Further, high priority interrupts and high priority operating system calls (traps) may have different dedicated vectors and the set of exception registers may have a portion allocated for servicing interrupts and another portion allocated for servicing operating system calls. With the use of a dedicated vector or dedicated vectors, there is no need for software to decode the fast exception. Advantageously, during the servicing of the exception, the values of the exception registers may be modified, without disrupting the state of the interrupted task. Thus, because a set of dedicated exception registers are swapped in for the general purpose registers to service an exception, there is no need for explicit state management prior to or after servicing the exception.
REFERENCES:
patent: 5115506 (1992-05-01), Cohen et al.
patent: 5197138 (1993-03-01), Hobbs et al.
patent: 5303378 (1994-04-01), Cohen
patent: 5317711 (1994-05-01), Bourekas et al.
patent: 5369770 (1994-11-01), Thomason et al.
patent: 5440747 (1995-08-01), Kiuchi
patent: 5465337 (1995-11-01), Kong
patent: 5574877 (1996-11-01), Dixit et al.
patent: 5596733 (1997-01-01), Worley et al.
patent: 5636363 (1997-06-01), Bourekas et al.
patent: 5727227 (1998-03-01), Schmidt et al.
patent: 5862389 (1999-01-01), Kardach et al.
patent: 5956756 (1999-09-01), Khalidi et al.
patent: 5987258 (1999-11-01), Daniel et al.
patent: 5996058 (1999-11-01), Song et al.
patent: 6038661 (2000-03-01), Yoshioka et al.
patent: 6073226 (2000-06-01), Cutshall et al.
patent: 6079004 (2000-06-01), Liedtke
patent: 6425038 (2002-07-01), Sprecher
patent: 6425039 (2002-07-01), Yoshioka et al.
Finnegan & Henderson et al.
Huynh Kim T.
Perveen Rehana
LandOfFree
Alternate set of registers to service critical interrupts... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Alternate set of registers to service critical interrupts..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Alternate set of registers to service critical interrupts... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3635731