Altering a degree of redundancy used during execution of an...

Details Altering a degree of redundancy used during execution of an... Altering a degree of redundancy used during execution of an...

2008-10-13

2011-10-11

Wilson, Yolanda L (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S010000, C718S105000

Reexamination Certificate

active

08037350

ABSTRACT:
Processor operating methods and integrated circuits are described. According to one embodiment, a processor operating method includes executing an application using a first number of a plurality of processor cores. The method also includes, during the executing using the first number, evaluating a transition criterion and after the evaluating, executing the application using a second number of the plurality of processor cores. According to another embodiment, an integrated circuit includes a plurality of processor cores and processing circuitry. The processing circuitry is configured to configure a first number of the plurality of processor cores to execute an application, evaluate a transition criterion, and, in response to evaluating the transition criterion, configure a second number of the plurality of processor cores to execute the application. Additional embodiments are described in the disclosure.

REFERENCES:
patent: 6182206 (2001-01-01), Baxter
patent: 6615366 (2003-09-01), Grochowski et al.
patent: 6640313 (2003-10-01), Quach
patent: 6961842 (2005-11-01), Baxter
patent: 7017073 (2006-03-01), Nair et al.
patent: 7194671 (2007-03-01), Tu et al.
patent: 7287185 (2007-10-01), Safford et al.
patent: 7328371 (2008-02-01), Kalyanasundharam et al.
patent: 7549145 (2009-06-01), Aguilar et al.
patent: 7669079 (2010-02-01), Weiberle et al.
patent: 7788670 (2010-08-01), Bodas et al.
patent: 2002/0073357 (2002-06-01), Dhong et al.
patent: 2004/0019771 (2004-01-01), Quach
patent: 2004/0123201 (2004-06-01), Nguyen et al.
patent: 2004/0260910 (2004-12-01), Watt et al.
patent: 2006/0053424 (2006-03-01), Koistinen et al.
patent: 2006/0212677 (2006-09-01), Fossum
patent: 2007/0022348 (2007-01-01), Racunas et al.
patent: 2007/0282967 (2007-12-01), Fineberg et al.
patent: 2008/0091974 (2008-04-01), Nakashima
patent: 2008/0109816 (2008-05-01), Arimilli et al.
patent: 2008/0209176 (2008-08-01), Singh et al.
patent: 2008/0263324 (2008-10-01), Sutardja et al.
patent: 2008/0301695 (2008-12-01), Aguilar et al.
patent: 2009/0119540 (2009-05-01), Weiberle et al.
patent: 2009/0172229 (2009-07-01), Zmudzinski
patent: 2009/0309243 (2009-12-01), Carmack et al.
U.S. Appl. No. 11/787,881, filed Apr. 17, 2007, Aggarwal et al.
Aggarwal, Nidhi et al. “Configurable Isolation: Building High Availability Systems with Commodity Multi-Core Processors”; ISCA '07, Jun. 9-13, 2007.
Aggarwal, Nidhi et al. “Reconfiguration in a Multi-Core Processor System with Configurable Isolation”; U.S. Provisional Patent Application.
Aggarwal, Nidhi et al. “Processor Operating Methods and Integated Circuits”; US Patent Application.
Bernick David et al. “NonStop Advanced Architecture”; Proceedings of the 2005 International Conference on Dependable Systems and Networks (DSN '05), 2005 IEEE.
Bressoud, Thomas C. and Schneider, Fred B. “Hypervisor-Based Fault-Tolerance”; ACM Transactions on Computer Systems, vol. 14, No. 1 Feb. 1996, pp. 80-107.
Gold, Brian T. et al. “Truss: A Reliable, Scalable Server Architecture,” IEEE Nov./Dec. 2005 pp. 51-59.
Gomaa, M. et al., “Transient-Fault Recovery for Chip Multiprocessors,” International Symposium on Computer Architecture, 2003.
Kumar, Rakesh et al, “Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance”; In Proceedings of the 31st International Symposium on Computer Architecture, Jun. 2004.
Srinivasan, Jayanth et al. “The Impact of Technology Scaling on Lifetime Reliability”; Proceedings of “The International Conference on Dependable Systems and Networks (DSN-04),” Jun. 2004.
U.S. Appl. No. 11/787,881, Inventor: Aggarwal, Nidhi et al., filed Apr. 17, 2007.

Affiliated with

Also associated with

Rating

Altering a degree of redundancy used during execution of an... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Altering a degree of redundancy used during execution of an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Altering a degree of redundancy used during execution of an... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4272834