Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-09-19
2008-11-11
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07451418
ABSTRACT:
Systems and methods are disclosed herein for determining the placement of storage and non-storage cells or components, representing a semiconductor component in a design stage, on an integrated circuit die. In one embodiment, regions of a semiconductor die are analyzed with respect to the susceptibility of a region to be exposed to radiation and the distance between a storage component and a local clock buffer. The radiation, for instance, may be alpha particle radiation emitted from lead (Pb) isotopes in solder bumps formed on the integrated circuit die. The distance, spatial positioning and/or physical proximity of a selected local clock buffer and a storage component are preferably selected so that the skew between the storage component and the local clock buffer is about 30 picoseconds or less. Other maximum skews may be employed, however, such as about 100 picoseconds or less, about 90 picoseconds or less, about 80 picoseconds or less, about 70 picoseconds or less, about 60 picoseconds or less, about 50 picoseconds or less, about 40 picoseconds or less, about 20 picoseconds or less, about 10 picoseconds or less and about 5 picoseconds or less.
REFERENCES:
patent: 4679171 (1987-07-01), Logwood et al.
patent: 4887236 (1989-12-01), Schloemann
patent: 5594262 (1997-01-01), Lee et al.
patent: 5886375 (1999-03-01), Sun
patent: 5999440 (1999-12-01), Crafts
patent: 6043429 (2000-03-01), Blish, II et al.
patent: 6329712 (2001-12-01), Akram et al.
patent: 6436737 (2002-08-01), Malladi
patent: 6483134 (2002-11-01), Weatherford et al.
patent: 6504256 (2003-01-01), Shah et al.
patent: 6507511 (2003-01-01), Barth, Jr. et al.
patent: 6531759 (2003-03-01), Wachnik et al.
patent: 6538334 (2003-03-01), Akram et al.
patent: 6548392 (2003-04-01), Akram et al.
patent: 6693820 (2004-02-01), Nii et al.
patent: 6724676 (2004-04-01), Schneider et al.
patent: 6744661 (2004-06-01), Shubat
patent: 6785847 (2004-08-01), Jordan et al.
patent: 6891743 (2005-05-01), Ohbayashi et al.
patent: 7081635 (2006-07-01), Baumann
patent: 2004/0063288 (2004-04-01), Kenney et al.
Frye, “Design Issues for Flip-Chip IC's in Multilayer Packages IEEE”, (1997).
Frerichs Troy
Porter Howard L.
Rodgers Richard S.
Avago Technologies Enterprise IP (Singapore) Pte. Ltd.
Do Thuan
LandOfFree
Alpha-particle-tolerant semiconductor die systems, devices,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Alpha-particle-tolerant semiconductor die systems, devices,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Alpha-particle-tolerant semiconductor die systems, devices,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4048118