Computer graphics processing and selective visual display system – Computer graphics display memory system – Memory allocation
Reexamination Certificate
2000-02-14
2003-07-29
Tung, Kee M. (Department: 2676)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Memory allocation
C345S542000, C711S171000
Reexamination Certificate
active
06600493
ABSTRACT:
BACKGROUND OF THE INVENTION
Embodiments of the present invention provide a method an apparatus for allocating memory for use by a graphics processor. More particularly, embodiments of the present invention provide an apparatus and method for sorting portions of memory being allocated based on memory device organization.
A graphics processor requires.large amounts of contiguous memory for processing and displaying images. Dedicated “graphics” memory may be provided to meet this requirement; however, this additional memory increases the costs associated with graphics processing. Another approach is to allocate operating system (or “system”) memory for use by the graphics processor. Traditionally, this approach required “locking down” large amounts of system memory for exclusive use by the graphics processor. The operating system was often left with an insufficient amount of memory as a result.
System memory can be implemented on multiple memory devices. For example, system memory may be implemented on a group of DRAM devices. Each memory device may be in an active state or an inactive state. The time it takes to access a memory device that is in an active state is less than the time it takes to access a memory device in an inactive state. In some systems, a memory device will transition to an inactive state after each memory access unless that memory device is also accessed in the next cycle, in which case it will stay in an active state at least until the next cycle.
REFERENCES:
patent: 5107251 (1992-04-01), Frank et al.
patent: 5113180 (1992-05-01), Gupta et al.
patent: 5247634 (1993-09-01), Cline et al.
patent: 5335322 (1994-08-01), Mattison
patent: 5675793 (1997-10-01), Crick et al.
patent: 5793385 (1998-08-01), Nale
patent: 5900885 (1999-05-01), Stortz
patent: 5905853 (1999-05-01), Murakami
patent: 5920881 (1999-07-01), Porterfield
patent: 5930827 (1999-07-01), Sturges
patent: 5953746 (1999-09-01), Crocker et al.
patent: 6023281 (2000-02-01), Grigor et al.
patent: 6308248 (2001-10-01), Welker et al.
patent: 6326973 (2001-12-01), Behrbaum et al.
patent: 6377268 (2002-04-01), Jeddeloh
patent: 6430665 (2002-08-01), Allison et al.
patent: 0 513 433 (1992-11-01), None
patent: 0 851 353 (1998-07-01), None
patent: WO98/14878 (1998-04-01), None
Newman, Gary “Memory Management Support for Tiled Array Organization”,Computer Architecture News, vol. 20, No. 4, pp. 22-30, Sep. 1992.
Chobotaro Arie
Ramadoss Murali
Sethi Prashant
Surgutchik Roman
Intel Corporation
Kenyon & Kenyon
Tung Kee M.
LandOfFree
Allocating memory based on memory device organization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Allocating memory based on memory device organization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Allocating memory based on memory device organization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3001406