Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-07-19
2003-09-02
Zarabian, Amir (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S327000
Reexamination Certificate
active
06614079
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to complementary metal oxide semiconductor (CMOS) devices, and more particularly to a process and structure for forming a metal oxide semiconductor field effect transistor (MOSFET), wherein gate sidewall composite spacers, which are partially removed during device processing, are employed. The present invention thus provides a method to form low temperature silicide contacts that are self-aligned to the deep junction edges present in the device, while still achieving the lower thermal budget of a conventional disposable spacer process.
BACKGROUND OF THE INVENTION
As CMOS technology becomes smaller and smaller, e.g., less than about 50 nm gate length, it becomes more and more difficult to improve the short channel device performance and at the same time maintain acceptable values for off-state leakage current.
One technique for achieving this is a halo technique wherein extra dopant implant regions are formed next to the source/drain extension regions. For this prior art method to work, the junctions must be abrupt, see “CMOS Devices below 0.1 nm: How High Will Performance Go?” by Y. Taur, et al., pp. 1-4. In particular, for sub-50 nm devices, not only the extension regions near the channel must be abrupt, i.e., less than 4 nm/decade, but the halo profile in proximity to the extension junction must be abrupt, i.e., less than 20 nm/decade.
In the prior art, halo formation is typically carried out by a general approach wherein the halo dopants are implanted at an angle ranging from 0° to about 70° into the channel region. This prior art approach varies either the dose, the type of halo dopant or angle of halo implants for improving device performance.
In the article entitled “Halo Doping Effects in Submicron DI-LDD Device Design” by Christopher Codella, et al., pp. 230-233, there is described the optimum halo doses for improving the threshold voltage Vt and the punch-through device characteristics. Punch-through stoppers were also discussed in U.S. Pat. No. 5,320,974 to Hori, et al., which is similar to the conventional halo arrangements.
The article entitled “A 0.1 nm IHLATI (Indium Halo by Large Angle Tilt Implant) MOSFET for 1.0V Low Power Application” by Young Jin Choi, et al. describes the use of an indium halo implant and a large angle tilt for the indium halo implant which improves the short channel device characteristics of the device.
Other related articles in this field of endeavor include: “High Carrier Velocity and Reliability of Quarter-Micron SPI (Self-Aligned Pocket Implantation) MOSFETs” by A. Hori, et al. and “A 0.1 -&mgr;m CMOS Technology with Tilt-Implanted Punchthrough Stopper (TIPS)” by T. Hori.
None of the above cited prior art references provides a method of improving the abruptness of the halo dopant profiles in the area next to the channel. Instead, in the prior art processes, the halo implants will suffer enhanced transient diffusion during extension junction and high thermal budget deep source/drain rapid thermal annealing (typically on the order of about 1000° C. for about 5 seconds). Consequently, these much degraded halo implant regions severely compromise their usefulness for improving short channel device characteristics, which is especially the case for device channel widths below 50 nm. Thus, all the prior art approaches provide no means to minimize transient enhanced diffusion of the halo dopants and hence the prior art approaches are not capable of creating abrupt super-halo implants in the region next to the channel region.
Another problem with prior art approaches is that permanent spacers are typically required to be formed on the structure after junction formation, but prior to low-temperature silicidation. The permanent spacers are employed in the prior art to keep the silicide formed over the junctions away from the gate region. That is, if permanent spacers are not employed, the silicide contact may bridge onto the gate region. Hence, the silicide regions formed in the prior art are not self-aligned to the deep junction edge. Additionally, such a prior art approach may result in the junction being deactivated since the dopants solubility is lower at the silicidation temperature and the dopants can move off of substitutional lattice sites.
In view of the drawbacks mentioned hereinabove regarding prior art approaches, there is a continued need for providing a new and improved method to form low temperature silicide contacts which are self-aligned to the deep junction edges. Additionally, a method is also needed that is capable of making abrupt shallow junctions and halo implants that do not require a large post-halo thermal budget.
SUMMARY OF THE INVENTION
One object of the present invention is to provide a method of fabricating a complementary metal oxide semiconductor (CMOS) device that includes a low temperature silicide that is self-aligned to the deep junction edges present in the device.
Another object of the present invention is to provide a method wherein a low thermal budget is used in fabricating a CMOS device.
A further object of the present invention is to provide a method of fabricating a CMOS device that includes a self-aligned silicide region that is formed without the need of a second spacer.
A yet further object of the present invention is to fabricate a raised or non-raised source/drain (S/D) CMOS device, wherein all high temperature processes, such as source/drain anneals and selective epi growth, are performed prior to halo formation.
A still further object of the present invention is to provide a method of fabricating a CMOS device having abrupt junction profiles therein.
These and other objects and advantages are achieved in the present invention by utilizing a gate sidewall composite spacer, which is partially removed during device processing. The inventive method is capable of forming low temperature silicide contacts which are self-aligned to the deep junction edges, while still achieving the low thermal budget of conventional disposable spacer processes.
The inventive spacer is formed by deposition of a bilayer of a thin nitride followed by a thicker Si-containing film and subsequent patterning to form sidewall spacers. The source/drain regions defined by the sidewall spacer are then formed via ion implantation, after which the thick Si-containing layer of the spacer is removed, leaving the thin nitride layer of the composite spacer on the structure. The nitride layer is thereafter etched so as to form L-shaped nitride spacer on the structure. Source/drain extension regions and halo implant regions are formed by implanting through the thin horizontal elemental of the L-shaped nitride spacers. Subsequently, this allows for the formation of silicide contacts that are self-aligned to the source/drain junction, without the need for deposition of a second, non-self aligned spacer.
The inventive method thus allows for the fabrication of a raised or non-raised S/D CMOS device with all high temperature processes such as source/drain anneals and selective epi growth occurring prior to halo formation. Moreover, the inventive method provides a manner to align the subsequent silicide contact away from the shallow junction. The method of the present invention also eliminates the need to form any separate permanent spacer. Other disposable spacer schemes known to the inventors do not have a built-in method to align the silicide contact after halo formation. Moreover, the prior art schemes require a permanent spacer which does not permit self-alignment of the silicide contact and junction edges.
One aspect of the present invention thus relates to a CMOS device which includes an L-shaped nitride spacer formed on each vertical gate sidewall. Specifically, the inventive CMOS device comprises:
a plurality of patterned gate stack regions formed on a surface of a semiconductor substrate, wherein said plurality of patterned gate stack regions each includes an L-shaped nitride spacer formed on exposed vertical sidewalls thereof, said L-shaped nitride spacer having a vertical el
Lee Kam Leung
Roy Ronnen Andrew
Ludwin, Esq. Richard M.
Rose Kiesha
Scully Scott Murphy & Presser
Zarabian Amir
LandOfFree
All-in-one disposable/permanent spacer elevated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with All-in-one disposable/permanent spacer elevated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and All-in-one disposable/permanent spacer elevated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3108388