Alignment of recovered clock with data signal

Details Alignment of recovered clock with data signal Alignment of recovered clock with data signal

2006-11-28

2006-11-28

Iqbal, Nadeem (Department: 2114)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C375S140000

Reexamination Certificate

active

07143312

ABSTRACT:
A recovered clock signal is aligned (“eye centered”) with a data signal from which it is recovered by intentionally varying one of the factors or parameters that causes misalignment. For example, if a loop circuit (i.e., a phase-locked loop or a delay-locked loop) is used to recover the clock signal, charge pump current mismatch in the charge pump of the loop circuit is normally one factor in clock-data misalignment, and is also a parameter that can be manipulated. During a test mode, the current mismatch can be varied to obtain the best error rate, which signifies the best clock-data alignment. The test mode can be implemented using built-in self-test circuitry already on the device to transmit test data and then to receive it and analyze it for errors.

REFERENCES:
patent: 3473160 (1969-11-01), Wahlstrom
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 5313499 (1994-05-01), Coburn
patent: 5566204 (1996-10-01), Kardontchik et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5802103 (1998-09-01), Jeong
patent: 5909126 (1999-06-01), Cliff et al.
patent: 6031428 (2000-02-01), Hill
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 6407576 (2002-06-01), Ngai et al.
patent: 6483886 (2002-11-01), Sung et al.
patent: 6614314 (2003-09-01), d'Haene et al.
patent: 6650140 (2003-11-01), Lee et al.
patent: 6662305 (2003-12-01), Salmon et al.
patent: 6724328 (2004-04-01), Lui et al.
patent: 6750675 (2004-06-01), Venkata et al.
patent: 6771105 (2004-08-01), Andrasic et al.
patent: 6832173 (2004-12-01), Starr et al.
patent: 6854044 (2005-02-01), Venkata et al.
patent: 6977959 (2005-12-01), Brunn et al.
patent: 2001/0033188 (2001-10-01), Aung et al.
patent: 2004/0140837 (2004-07-01), Venakta et al.
patent: 2004/0141577 (2004-07-01), Brunn et al.
patent: 2005/0031065 (2005-02-01), Gupta et al.
U.S. Appl. No. 10/059,014, filed Jan. 29, 2002, Lee et al.
U.S. Appl. No. 10/273,899, filed Oct. 16, 2002, Venkata et al.
U.S. Appl. No. 10/317,264, filed Dec. 10, 2002, Venkata et al.
U.S. Appl. No. 10/637,982, filed Aug. 8, 2003, Venkata et al.
U.S. Appl. No. 10/668,900, filed Sep. 22, 2003, Asaduzzaman et al.
U.S. Appl. No. 10/672,901, filed Sep. 26, 2003, Asaduzzaman et al.
U.S. Appl. No. 10/713,877, filed Nov. 13, 2003, Churchill et al.
U.S. Appl. No. 10/722,665, filed Nov. 26, 2003, Wortman et al.
U.S. Appl. No. 10/739,445, filed Dec. 17, 2003, Kwasniewski et al.
Cook, Barry M., “IEEE 1355 Data-Strobe Links: ATM Speed at RS232 Cost”,Microprocessors and Microsystems, Elsevier, UK, vol. 21, No. 7-8, pp. 421-428 (Mar. 30, 1998).
Konstas, Jason, “Converting Wide, Parallel Data Buses to High Speed Serial Links”,International IC '99 Conference Proceedings, pp. 19-30 (1999).
Lemme, Helmuth, “Schnelle Chips Für Flaschenhälse,”Elektronik, Franzis Verlag GMBH. Munchen, DE, vol. 40, No. 22, pp. 104-109 (Oct. 29, 1991).
“Lucent Introduces 10Gb/s Ethernet FPGAs”, Programmable Logic News and Views, Electronic Trend Publications, Inc., vol. IX, No. 11, pp. 7-8 (Nov. 2000).
“ORCA ORT82G5 0.622/1.0-1.25/2.0-2.5/3.125 Gbits/s Backplane Interface FPSC”, Lucent Technologies, Microelectronics Group, Product Brief, pp. 1-8 (Feb. 2001).
“ORCA ORT82G5 1.0-1.25/2.0-2.5/3.125 Gbits/s Backplane Interface FPSC”, Preliminary Data Sheet, Agere Systems Inc., pp. 1-35 (Jul. 2001).
“ORCA ORT8850 Field-Programmable System Chip (FPSC) Eight-Channel × 850 Mbits/s Backplane Transceiver”,Data Sheet, Agere Systems Inc., pp. 1-6 (Jul. 2001).
“ORCA ORT8850 Field-Programmable System Chip (FPSC) Eight-Channel × 850 Mbits/s Backplane Transceiver”, Product Brief, Agere Systems Inc., pp. 1-6 (Jul. 2001).
“Protocol Independent Gigabit Backplane Transceiver Using Lucent ORT4622/ORT8850 FPSCs”, Lucent Technologies, Microelectronics Group, Application Note, pp. 1-10 (Jun. 2000).
“Rocket I/O Transceiver User Guide”, UG024 (v1.2), Xilinx, Inc. (Feb. 25, 2002).
“Virtex-II Pro Platform FPGA Handbook”, UG012 (v1.0), pp. 1-6, 27-32, 121-126, and 162-180, Xilinx, Inc. (Jan. 31, 2002).
“Virtex-II Pro Platform FPGAs: The Platform for Programmable Systems”, <http://www.xilinx.com/virtex2pro> (visited Mar. 5, 2002).

Affiliated with

Also associated with

Rating

Alignment of recovered clock with data signal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Alignment of recovered clock with data signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Alignment of recovered clock with data signal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3679160