Electrical computers and digital processing systems: memory – Address formation – Slip control – misaligning – boundary alignment
Patent
1997-11-24
2000-09-26
Cabeca, John W.
Electrical computers and digital processing systems: memory
Address formation
Slip control, misaligning, boundary alignment
711200, 711220, G06F 1328
Patent
active
061254355
ABSTRACT:
A digital system is disclosed for use with a host, the digital system including a controller and a nonvolatile memory unit having memory locations organized in blocks with each block having a plurality of sectors for storing information provided by the host in the form of non-user data files and user data files, the controller for controlling reading, writing and erasing operations performed on the nonvolatile memory, the host providing to the controller an address, identifying the starting location of the user file to the controller, and a user file identified by a starting sector address for storage within the nonvolatile memory unit. The controller finds a free block within the nonvolatile memory unit that is available for storage of information, and aligns the user file starting address with the beginning of the free block, and stores the user file within the free block starting with the beginning of the free block. If the user file extends beyond the size of the free block, the remainder of the user file is stored within blocks subsequent to the free block, wherein each time a user data file is stored in the nonvolatile memory unit, the beginning of the user data file is aligned with the beginning of the block thereby increasing performance in writing user files, and decreasing the number of erase and write operations performed on the nonvolatile memory unit.
REFERENCES:
patent: 4405952 (1983-09-01), Slakmon
patent: 4450559 (1984-05-01), Bond et al.
patent: 4456971 (1984-06-01), Fukuda et al.
patent: 4498146 (1985-02-01), Martinez
patent: 4507731 (1985-03-01), Morrison
patent: 4525839 (1985-07-01), Nozawa et al.
patent: 4616311 (1986-10-01), Sato
patent: 4654847 (1987-03-01), Dutton
patent: 4710871 (1987-12-01), Belknap et al.
patent: 4746998 (1988-05-01), Robinson et al.
patent: 4748320 (1988-05-01), Yorimoto et al.
patent: 4757474 (1988-07-01), Fukushi et al.
patent: 4774700 (1988-09-01), Satoh et al.
patent: 4800520 (1989-01-01), Iijima
patent: 4896262 (1990-01-01), Wayama et al.
patent: 4914529 (1990-04-01), Bonke
patent: 4920518 (1990-04-01), Nakamura et al.
patent: 4924331 (1990-05-01), Robinson et al.
patent: 4953122 (1990-08-01), Williams
patent: 5070474 (1991-12-01), Tuma et al.
patent: 5077737 (1991-12-01), Leger et al.
patent: 5170477 (1992-12-01), Potter et al.
patent: 5226168 (1993-07-01), Kobayashi et al.
patent: 5270979 (1993-12-01), Harari et al.
patent: 5297148 (1994-03-01), Harari et al.
patent: 5301328 (1994-04-01), Begur et al.
patent: 5303198 (1994-04-01), Adachi et al.
patent: 5335332 (1994-08-01), Christopher, Jr. et al.
patent: 5337275 (1994-08-01), Garner
patent: 5341330 (1994-08-01), Wells et al.
patent: 5341339 (1994-08-01), Wells
patent: 5353256 (1994-10-01), Fandrich et al.
patent: 5357475 (1994-10-01), Hasbun et al.
patent: 5388083 (1995-02-01), Assar et al.
patent: 5422998 (1995-06-01), Margolin
patent: 5430859 (1995-07-01), Norman et al.
patent: 5479638 (1995-12-01), Assar et al.
patent: 5485595 (1996-01-01), Assar et al.
patent: 5524230 (1996-06-01), Sakaue et al.
patent: 5544356 (1996-08-01), Robinson et al.
patent: 5555391 (1996-09-01), De Subijana et al.
patent: 5561784 (1996-10-01), Chen et al.
patent: 5640528 (1997-06-01), Harney et al.
patent: 5835935 (1998-11-01), Estakhri et al.
patent: 5838614 (1998-11-01), Estakhri et al.
patent: 5845313 (1998-12-01), Estakhri et al.
ISBN 0-07-031556-6 Book--Computer Architecture and Parallel Processing, Kai Hwang & Faye A. Briggs, McGraw-Hill Book Co., .COPYRGT. 1984, p. 64.
1990 WL 2208325 Magazine--"State of the Art: Magnetic VS. Optical Store Data in a Flash", by Walter Lahti and Dean McCarron, Byte magazine dated Nov. 1, 1990, 311, vol. 15, No. 12.
G11C16/06 P4A1 Magazine--Technology Updates, Integrated Circuits, "1-Mbit flash memories seek their role in system design", Ron WIlson, Senior Editor, Computer Design magazine 28 (1989) Mar. 1, No. 5, Tulsa OK, US, pp. 30 and 32.
Serial 9Mb F 1992 Symposium of VLSI Circuits Digest of Technical Papers, "EEPROM for Solid State Disk Applications", S. Mehoura et al., SunDisk Corporation, Santa Clara, CA R. W. Gregor et al., AT&T Bell Laboratories, Allentown, PA. pp. 24 and 25.
Estakhri Petro
Imam Berhau
Cabeca John W.
Lexar Media, Inc.
Tzeng Fred F.
LandOfFree
Alignment of cluster address to block addresses within a semicon does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Alignment of cluster address to block addresses within a semicon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Alignment of cluster address to block addresses within a semicon will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2109182