Electrical computers and digital processing systems: processing – Instruction alignment
Reexamination Certificate
2006-07-25
2006-07-25
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction alignment
C712S207000
Reexamination Certificate
active
07082516
ABSTRACT:
In one embodiment, a digital signal processor includes look ahead logic to decrease the number of bubbles inserted in the processing pipeline. The processor receives data containing instructions in a plurality of buffers and decodes the size of a first instruction. The beginning of a second instruction is determined based on the size of the first instruction. The size of the second instruction is decoded and the processor determines whether loading the second instruction will deplete one of the plurality of buffers.
REFERENCES:
patent: 4439828 (1984-03-01), Martin
patent: 5317701 (1994-05-01), Reininger et al.
patent: 5809272 (1998-09-01), Thusoo et al.
patent: 5822559 (1998-10-01), Narayan et al.
patent: 5845099 (1998-12-01), Krishnamurthy et al.
patent: 5918045 (1999-06-01), Nishii et al.
patent: 6161172 (2000-12-01), Narayan et al.
patent: 6260134 (2001-07-01), Zuraski et al.
patent: 6367003 (2002-04-01), Davis
patent: 6981127 (2005-12-01), Singh et al.
patent: 0380854 (1990-08-01), None
patent: 1050796 (2000-11-01), None
patent: 2002-530984 (1985-06-01), None
Anderson William C.
Chalmers Kayla
Revilla Juan G.
Roth Charles P.
Singh Ravi P.
Analog Devices Inc.
Chan Eddie
Huisman David J.
LandOfFree
Aligning instructions using a variable width alignment... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Aligning instructions using a variable width alignment..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Aligning instructions using a variable width alignment... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3537798