Aligning a memory read request with a cache line boundary when t

Details Aligning a memory read request with a cache line boundary when t Aligning a memory read request with a cache line boundary when t

1996-06-05

2000-02-01

Bragdon, Reginald G.

Electrical computers and digital processing systems: memory

Address formation

Slip control, misaligning, boundary alignment

711118, 395308, 395309, 395310, G06F 1328, G06F 1320, G06F 1208

Patent

active

060214805

ABSTRACT:
The computer system includes a data storage device on a first data bus, a requesting device on a second data bus that initiates a request to read data from a cache line in the data storage device, beginning at a location not aligned with a first boundary of the cache line and including all remaining data in the cache line up to a second boundary. The computer system also includes a bridge device that retrieves the entire cache line from the data storage device but provides only the requested data to the requesting device.

REFERENCES:
patent: 5381528 (1995-01-01), Brunelle
patent: 5396602 (1995-03-01), Amini et al.
patent: 5454093 (1995-09-01), Abdulhafiz et al.
patent: 5455915 (1995-10-01), Coke
patent: 5463753 (1995-10-01), Fry et al.
patent: 5471590 (1995-11-01), Melo et al.
patent: 5491811 (1996-02-01), Arimilli et al.
patent: 5524235 (1996-06-01), Larson et al.
patent: 5528766 (1996-06-01), Ziegler et al.
patent: 5530933 (1996-06-01), Frink et al.
patent: 5535340 (1996-07-01), Bell et al.
patent: 5535341 (1996-07-01), Shah et al.
patent: 5535395 (1996-07-01), Tipley et al.
patent: 5546546 (1996-08-01), Bell et al.
patent: 5548730 (1996-08-01), Young et al.
patent: 5555383 (1996-09-01), Elazar et al.
patent: 5557754 (1996-09-01), Sone et al.
patent: 5559800 (1996-09-01), Mousseau et al.
patent: 5568619 (1996-10-01), Blackledge et al.
patent: 5579530 (1996-11-01), Solomon et al.
patent: 5581782 (1996-12-01), Sarangdhar et al.
patent: 5586297 (1996-12-01), Bryg et al.
patent: 5594878 (1997-01-01), Shibata et al.
patent: 5594882 (1997-01-01), Bell
patent: 5596729 (1997-01-01), Lester et al.
patent: 5613075 (1997-03-01), Wade et al.
patent: 5619661 (1997-04-01), Crews et al.
patent: 5619723 (1997-04-01), Jones et al.
patent: 5623633 (1997-04-01), Zeller et al.
patent: 5623700 (1997-04-01), Parks et al.
patent: 5625779 (1997-04-01), Solomon et al.
patent: 5627993 (1997-05-01), Abato et al.
patent: 5630094 (1997-05-01), Hayek et al.
patent: 5632021 (1997-05-01), Jennings et al.
patent: 5634138 (1997-05-01), Ananthan et al.
patent: 5644729 (1997-07-01), Amini et al.
patent: 5649175 (1997-07-01), Kanekal et al.
patent: 5659696 (1997-08-01), Amini et al.
patent: 5664117 (1997-09-01), Shah et al.
patent: 5664124 (1997-09-01), Katz et al.
patent: 5664150 (1997-09-01), Isaac et al.
patent: 5673399 (1997-09-01), Guthrie et al.
patent: 5687347 (1997-11-01), Omura et al.
patent: 5694556 (1997-12-01), Neal et al.
patent: 5710906 (1998-01-01), Ghosh et al.
patent: 5717876 (1998-02-01), Robertson
DECchip 21050 PCI-to-PCI Bridge Data Sheet, Digital Equipment Corporation, 1993.
Digital Semiconductor 21152 PCI-to-PCI Bridge Data Sheet, Digital Equipment Corporation, Feb. 1996.
IBM27-82351 PCI to PCI Bridge Databook, IBM, Revision 1.1, Dec. 1994.
IBM27-82352 PCI-to-PCI Bridge Data Book, IBM, Revision 1.0, Dec. 1995.
PCI to PCI Bridge Architecture Specification, Revision 1, PCI Special Interest Group, Hillsboro, Oregon, (Apr. 5, 1994), pp. 1-67.
PCI Local Bus Specification, Production version, Revision 2.1 PCI Special Interest Group, Portland, Oregon, (Jun. 1, 1995), pp. 1-282.
T. Shanley et al., PCI System Architecture, 3rd ed., Addison-Wesley, 1995.
John Gallant, Bridge Chips Help Connect Host and Expansion Buses To The PCI Bus, Electrical Design News, Newton MA, US, Feb. 2, 1995; pp. 77-80, 82.
Karl Wang, et al., Designing the MPC105 PCI Bridge/Memory Controller, vol. 15, No. 2, IEE Micro, Los Alamitos, CA, US, Apr., 1995; pp. 44-49.
Ronny Richardson, VROOMM, Vulcan's Computer Buyer's Guide, p106(2), Apr. 1990.
Warren Andrews, Bridge solutions struggle to keep pace with developing buses, Computer Design, v32, n2, p71(8), Feb. 1993.
Michael Slater, Intel reveals successor to 960KA, Microprocessor Report, v8, n8, p13(4), Jun. 20, 1994.
Gary H. Anthes, Legent users like workstation move, Computerworld, v26, n37, p79(2), Sep. 14, 1992.

Affiliated with

Also associated with

Rating

Aligning a memory read request with a cache line boundary when t does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Aligning a memory read request with a cache line boundary when t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Aligning a memory read request with a cache line boundary when t will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-946184