Algorithms tunning for dynamic lot dispatching in wafer and...

Details Algorithms tunning for dynamic lot dispatching in wafer and... Algorithms tunning for dynamic lot dispatching in wafer and...

2005-08-16

2005-08-16

Picard, Leo (Department: 2125)

Data processing: generic control systems or specific application

Specific application, apparatus or process

Product assembly or manufacturing

C702S118000

Reexamination Certificate

active

06931296

ABSTRACT:
A method and system for flexible, comprehensive, on-line, real-time dynamic lot dispatching in a semiconductor test foundry based on a two-phased, event-driven dispatching system structure. An adjustable priority formula and tuned algorithms integrated with PROMIS' constraint function give a nearly optimum dispatching list on any tester at any time with reduced mistake operations. Exception rules take care of special events to improve daily dispatching manual effort. This invention can automatically dispatch engineering lots according to engineering lots' capacity of Testing, solve conflict between wafer and package lots, efficiently reduce tester setup times, replace daily manual-dispatching sheet and keep a high CLIP rate while fully following MPS.

REFERENCES:
patent: 5219765 (1993-06-01), Yoshida et al.
patent: 5546326 (1996-08-01), Tai et al.
patent: 5612886 (1997-03-01), Weng
patent: 5696689 (1997-12-01), Okumura et al.
patent: 5721686 (1998-02-01), Shahraray et al.
patent: 5748478 (1998-05-01), Pan et al.
patent: 5751580 (1998-05-01), Chi
patent: 5818716 (1998-10-01), Chin et al.
patent: 5826238 (1998-10-01), Chen et al.
patent: 5841677 (1998-11-01), Yang et al.
patent: 5889673 (1999-03-01), Pan et al.
patent: 5928389 (1999-07-01), Jevtic
patent: 5950170 (1999-09-01), Pan et al.
patent: 5975740 (1999-11-01), Lin et al.
patent: 6256548 (2001-07-01), Lin
patent: 6256550 (2001-07-01), Wu et al.
patent: 6470231 (2002-10-01), Yang et al.
patent: 6662066 (2003-12-01), Yu et al.

Affiliated with

Also associated with

Rating

Algorithms tunning for dynamic lot dispatching in wafer and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Algorithms tunning for dynamic lot dispatching in wafer and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Algorithms tunning for dynamic lot dispatching in wafer and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3468663