Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Testing or evaluating
Reexamination Certificate
2011-06-07
2011-06-07
Garbowski, Leigh Marie (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Testing or evaluating
C716S113000, C711S173000
Reexamination Certificate
active
07958484
ABSTRACT:
A method for partitioning the columns of a matrix A. The method includes providing the matrix A in a memory device of a computer system. The matrix A has n columns and m rows, wherein n is an integer of at least 3, and wherein m is an integer of at least 1. The method further includes executing an algorithm by a processor of the computer system. Executing the algorithm includes partitioning the n columns of the matrix A into a closed group of p clusters, wherein p is a positive integer of at least 2 and less than n, wherein the partitioning includes an affinity-based merging of clusters of the matrix A, and wherein each cluster is a collection of one or more columns of A.
REFERENCES:
patent: 5566316 (1996-10-01), Fechner et al.
patent: 5764527 (1998-06-01), Nakamura
patent: 6122628 (2000-09-01), Castelli et al.
patent: 6192505 (2001-02-01), Beer et al.
patent: 6342823 (2002-01-01), Dansky et al.
patent: 6418401 (2002-07-01), Dansky et al.
patent: 6470344 (2002-10-01), Kothuri et al.
patent: 6484297 (2002-11-01), Dixit et al.
patent: 6505207 (2003-01-01), Aggarwal et al.
patent: 6543036 (2003-04-01), Iyer et al.
patent: 7117466 (2006-10-01), Kalafala et al.
patent: 7222126 (2007-05-01), Wolman
patent: 7353359 (2008-04-01), Kalafala et al.
patent: 7428716 (2008-09-01), Visweswariah
patent: 2003/0171900 (2003-09-01), Desai
patent: 2004/0024755 (2004-02-01), Rickard
patent: 2004/0024756 (2004-02-01), Rickard
patent: 2004/0034633 (2004-02-01), Rickard
patent: 2004/0230586 (2004-11-01), Wolman
patent: 2005/0059046 (2005-03-01), LaBrenz et al.
patent: 2007/0198553 (2007-08-01), Wolman
patent: 2008/0140983 (2008-06-01), Kalafala et al.
Jess et al., “Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits,” IEEE Trans. on CAD of ICs and Systems, vol. 25, No. 11, Nov. 2006, pp. 2376-2392.
Visweswariah et al., “First-Order Incremental Block-Based Statistical Timing Analysis,” IEEE Trans. on CAD of ICs and Systems, vol. 25, No. 10, Oct. 2006, pp. 2170-2180.
Savkar; Random Delay Simulation; IBM Technical Disclosure Bulletin, vol. 19, No. 11; Apr. 1977; pp. 4257-4258.
Jess et al.; Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits; DAC 2003, Jun. 2-6, 2003, Anaheim, California, USA; pp. 932-937.
Li et al.; Process Variation Dimension Reduction Based on SVD; IEEE 2003; pp. IV-672-IV-675.
Kalafala Kerim
Rao Vasant
Visweswariah Chandramouli
Garbowski Leigh Marie
International Business Machines - Corporation
Kotulak Richard M.
Schmeiser Olsen & Watts
LandOfFree
Affinity-based clustering of vectors for partitioning the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Affinity-based clustering of vectors for partitioning the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Affinity-based clustering of vectors for partitioning the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2691767